

905.670.5946  
Fax 905.670.5947

'97-'98

ISO 9002  
CERTIFIED  
Miami & Fremont  
Facilities

**ALL AMERICAN**

a leader in distribution technology

6375 Dixie Rd. North, Units 4-5-6  
Mississauga, Ontario L5T 2E7

# SEMICONDUCTOR DATABOOK

## BIPOLAR IC

- AUDIO
- VIDEO
- COMMUNICATION
- OTHERS



*New Japan Radio Co., Ltd.*

US SUBSIDIARY NJR CORPORATION, CALIFORNIA (U.S.A.)



# SEMICONDUCTOR DATA BOOK

## BIPOLAR IC

- AUDIO
- VIDEO
- COMMUNICATION
- OTHERS

*New Japan Radio Co., Ltd.*

[CAUTION]

1. NJRC strives to produce reliable and high quality semiconductors. NJRC's semiconductors are intended for specific applications and require proper maintenance and handling. To enhance the performance and service of NJRC's semiconductors, the devices, machinery or equipment into which they are integrated should undergo preventative maintenance and inspection at regularly scheduled intervals. Failure to properly maintain equipment and machinery incorporating these products can result in catastrophic system failures.
2. To ensure the highest levels of reliability, NJRC products must always be properly handled. The introduction of external contaminants (e.g. dust, oil or cosmetics ) can result in failures of semiconductor products.
3. NJRC offers a variety of semiconductor products intended for particular applications. It is important that you select the proper component for your intended application. You may contact NJRC's Sale's Office if you are uncertain about the products listed in this catalog.
4. Special care is required in designing devices, machinery or equipment which demand high levels of reliability. This is particularly important when designing critical components or systems whose failure can foreseeably result in situations that could adversely affect health or safety. In designing such critical devices, equipment or machinery, careful consideration should be given to, amongst other things, their safety design, fail-safe design, back-up and redundancy systems, and diffusion design.
5. The products listed in the catalog may not be appropriate for use in certain equipment where reliability is critical or where the products may be subjected to extreme conditions. You should consult our sales office before using the products in any of the following types of equipment.
  - Aerospace Equipment
  - Equipment Used in the Deep sea
  - Power Generator Control Equipment (Nuclear, Steam, Hydraulic)
  - Life Maintenance Medical Equipment
  - Fire Alarm/Intruder Detector
  - Vehicle Control Equipment (automobile, airplane, railroad, ship, etc.)
  - Various Safety Equipment
6. NJRC's products have been designed and tested to function within controlled environmental conditions. Do not use products under conditions that deviate from methods or applications specified in this catalog. Failure to employ NJRC products in the proper applications can lead to deterioration, destruction or failure of the products. NJRC shall not be responsible for any bodily injury, fires or accidents, property damage or any consequential damages resulting from the misuse or misapplication of its products. PRODUCTS ARE SOLD WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTY OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE.
7. The product specifications and descriptions listed in this catalog are subject to change at any time, without notice.

The specifications on this databook are only given for information, without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.



## INTRODUCTION

1

## PACKAGE

2

## PACKING

3

## AUDIO

4

## VIDEO

5

## COMMUNICATION

6

## OTHERS

7

## INDEX

## INDEX

## DISCONTINUED PRODUCTS

## DISCONTINUE PRODUCTS

**1 INTRODUCTION**

Ordering Information .....	1-1
Quality Assurance System .....	1-4
Recommended Mounting Method .....	1-9
Absolute Maximum Rating .....	1-14

**2 PACKAGE**

Package Outline Table .....	2-1
Package Code Table .....	2-2
Package Dimensions .....	2-3

**3 PACKING**

General Description Packing Specification .....	3-1
Plastic Tube Dimensions .....	3-4
Taping Dimensions .....	3-14
Tray Dimensions .....	3-30
TCP Dimensions .....	3-38

**4 AUDIO**

Audio Signal ICs Cross Reference .....	4-1
NJM386                      Low Voltage Audio Power Amplifier .....	4-2
NJM386B                  Low Voltage Audio Power Amplifier (1W) .....	4-11
NJM2035                  Stereo Modulator .....	4-17
NJM2063A                Dolby B-Type Noise Reduction Processor .....	4-22
NJM2065A                Dolby B-Type & C-Type Noise Reduction Processor .....	4-23
NJM2067                  3V Auto-Reverse Dual Pre-Amplifier .....	4-25
NJM2070                  Low Voltage Power Amplifier .....	4-28
NJM2072                  Signal Level Sensor System .....	4-31
NJM2073                  Dual Low Voltage Power Amplifier .....	4-36
NJM2076                  Dual Low Voltage Power Amplifier .....	4-47
NJM2085                  Pre-Amplifier and Dolby B-Type Noise Reduction System .....	4-54
NJM2096                  Low Voltage Dual Power Amplifier .....	4-57
NJM2106                  Active Bass Expander .....	4-62
NJM2110                  Monaural Mic Amp. for Video Camera .....	4-74
NJM2113                  Low Voltage Audio Power Amplifier .....	4-76
NJM2117                  RF Amplifier for CD Player .....	4-79
NJM2118                  Monaural Microphone Amplifier .....	4-94
NJM2128                  Pre & Power Amplifier with ALC .....	4-97
NJM2135                  Low Voltage Audio Power Amplifier .....	4-100
NJM2177/2177A          Dolby Pro Logic Surround Decoder .....	4-104
NJM2520                  2-input 1-output Audio Switch .....	4-107

## TABLE OF CONTENTS

NJM2521	3-input 1-output Audio Switch .....	4-109
NJW1102	Dolby Pro Logic Surround Decoder .....	4-111
NJW1102A	Dolby Pro Logic Surround Decoder .....	4-114
NJU9702	Signal Chip Digital Delay .....	4-117
<b>5 VIDEO</b>		
Video Signal ICs Cross Reference .....		5-1
NJM592	Video Amplifier .....	5-3
NJM1372A	TV Video Modulator .....	5-9
NJM2207	Video Super Imposer .....	5-13
NJM2208	TV Video Modulator .....	5-18
NJM2209	Video Picture Enhancer .....	5-24
NJM2210	Video Noise Reducer .....	5-27
NJM2214	Video On-Screen Disply .....	5-34
NJM2217	Video Super Imposer with AFC .....	5-39
NJM2218	NTSC M/PAL Modulator .....	5-55
NJM2220/2230	Video Synchronous Detector .....	5-59
NJM2223	Video Switch with 8dB Amplifier .....	5-65
NJM2224	Video Noise Reducer .....	5-70
NJM2225	Video Camera Auto-Iris Function .....	5-76
NJM2228	Video Sub-Carrier Signal Doubler/Tripler .....	5-86
NJM2238	Video Sub-Carrier Signal Tripler .....	5-90
NJM2233B	2-Input Single Video Switch .....	5-94
NJM2234	3-Input Video Switch .....	5-101
NJM2235	3-Input Video Switch .....	5-105
NJM2240	Video Sub-Carrier Signal Quadrupler .....	5-109
NJM2229	Synchronous Separation with AFC .....	5-113
NJM2243	3-Input Video Switch with 75 $\Omega$ Driver .....	5-121
NJM2244	3-Input Video Switch with 75 $\Omega$ Driver .....	5-125
NJM2245	3-Input Video Switch with 6dB Amplifier .....	5-129
NJM2246	3-Input Video Switch with 6dB Amplifier .....	5-133
NJM2247A/B	Video Color Super Imposer .....	5-137
NJM2248	3-Input Video Imposer .....	5-150
NJM2249	3-Input Video Switch .....	5-153
NJM2252	On Screen Display Mix IC .....	5-156
NJM2255	Chroma Signal Hue Tint Controller .....	5-165
NJM2256	Video Color Super Imposer .....	5-169
NJM2257	Synchronous Separator with AFC .....	5-181
NJM2258	Video Equalizer .....	5-189

## TABLE OF CONTENTS

NJM2262	2-Input Video Super Imposer .....	5-195
NJM2263	3-Input Video Super Imposer with 75 $\Omega$ Driver .....	5-204
NJM2264	3-Input Video Super Imposer with 75 $\Omega$ Driver .....	5-208
NJM2265	3-Input Video Super Imposer with 6dB Amplifier .....	5-212
NJM2266	3-Input Video Super Imposer with 6dB Amplifier .....	5-215
NJM2267	Dual Video 6dB Amplifier with 75 $\Omega$ Driver .....	5-218
NJM2268	Dual Video 6dB Amplifier with 75 $\Omega$ Driver .....	5-227
NJM2273	3-Input 1 Mute Video Switch .....	5-237
NJM2279	3-Input 2-output Video Switch for AV-Set .....	5-248
NJM2283	2-Input 3 Channel Video Switch .....	5-257
NJM2284	2-Input 3 Channel Video Switch .....	5-267
NJM2285	2-Input 3 Channel Video Switch .....	5-278
NJM2286	2-Input 3 Channel Video Switch .....	5-289
NJM2293	4-Input 1 Mute Video Switch .....	5-299
NJM2503	3-Input/2-Input Video Switch .....	5-302
NJM2506	3-Input/2-Input Video Switch .....	5-305
NJM2508	3-Input/2-Input Video Switch .....	5-314
NJM2509	Video Super Imposer with Y-C Mixer .....	5-323
NJM2513	3-Input/2-Input Video Switch .....	5-327
NJM2523	3-Input/2-Input Video Switch .....	5-330
NJM2533	2-Input 1-output Video Switch .....	5-333
NJM2534	3-Input 1-output Video Switch .....	5-336
NJM2535	3-Input 1-output Video Switch .....	5-339
<b>6 COMMUNICATION</b>		
NJM567	Tone Decoder/Phase Locked Loop .....	6-1
NJM1496	Double Blanced Modulator/Demodulator .....	6-11
NJM2105	Telephone Speech Network IC .....	6-16
NJM2203	Full Balanced Mixer .....	6-21
NJM2204A	Log Amplifier .....	6-25
NJM2206	Low Power IF/AF PLL Circuit for Narrow Band FM Receiver .....	6-30
NJM2211	FSK Demodulator/Tone decoder .....	6-42
NJM2232A	FM IF with Log Amplifier .....	6-52
NJM2236/2236A	FM Front-END .....	6-59
NJM2237	AM/FM Radio .....	6-65
NJM2241	AM/FM Radio .....	6-78
NJM2292	Narrow Band FM IF IC .....	6-91
NJM2294	FM IF IC for Pager .....	6-97
NJM3357	Low Power Narrow Band FM IF .....	6-106



## TABLE OF CONTENTS

---

NJM3359	Low Power Narrow Band FM IF .....	6-109
NJM3470/3470A	FDD Read Amplifier System .....	6-113
<b>7 OTHERS</b>		
NJMDAC-08C	8-Bit High Speed Multiplying D/A Converter .....	7-1
NJM555	Timer.....	7-7
NJM556	Dual Timer .....	7-12
NJM2078	Voltage Detector .....	7-16
NJM2102	System Reset IC .....	7-24
NJM2103	System Reset IC .....	7-34
NJM2405	Voltage Detector .....	7-42
NJM2606/2606A	Low Voltage DC Motor Controller .....	7-45
NJM2611	Servo Motor Controller.....	7-50
NJM2624	Brush Less DC Motor Pre-Driver.....	7-59
NJM4151	V-F/F-V Convertor .....	7-63
NJM4200	Analog Multiplier .....	7-72

- INDEX
- DISCONTINUED PRODUCTS





---

# INTRODUCTION

---

1



## ■ ORDERING INFORMATION

NJRC ICs are named by NJRC Naming Standard. Please order our ICs by their full names.

### 1. NJRC Naming Standard

NJRC applies IC naming standard in the following.

#### (1) Integrated Circuit

① Bipolar Example : NJM 4558 D - A (T1)

1 2 3 4 5

#### Item 1 Classification of items

NJM -----Bipolar monolithic IC

NJW -----Bi-MOS IC

#### Item 2 Part Number

The name of product is shown by three-digit or four-digit number.

In case of substantial modification of circuit or masks, one capital alphabet is added to the name.

Example : NJM2233 → NJM2233B

#### Item 3 Classification of Package

The codes in [ ] are names defined in NJRC.

D -----Dual-in-line plastic mold [DIP]

E -----Dual-in-line plastic mini-mold [EMP]

F -----Dual-in-line plastic mini-mold [MTP-5]

Quad flat plastic mold [QFP]

\*QFP package is indicated by one capital alphabet

(mold size) and one-digit number (lead length and

forming) after F.

G-----Dual-in-line plastic mini-mold [SOP]

L -----Shrunk dual-in-line plastic mold [SDIP]

M -----Dual-in-line plastic mini-mold [DMP]

N-----Dual-in-line plastic mold [DIP]

V -----Dual-in-line plastic shrunk mini-mold [SSOP]

C -----Chip

#### Item 4 Characteristics Selection and Screening Option

Specially selected product or specially screened product are shown by within two capital alphabets after a hyphen.

#### Item 5 Taping Form

The taping form is shown by alphanumeric in parentheses.

## ORDERING INFORMATION

② C-MOS Example : NJU 6408B FG1 - 00 , NJU 6391A E (T1)

1 2 3 4 1 2 3 5

### Item 1 Classification of items

NJU-----MOS IC

NJW-----Bi-MOS IC

### Item 2 Part Number

The name of product is shown by three-digit or four-digit number and one capital alphabet ( series product only ).

Example : NJU6391A/91B/91C

In case of substantial modification of circuit or masks, one capital alphabet is added to the name.

Example : NJU6408 → NJU6408B

### Item 3 Classification of Package

The codes in [ ] are names defined in NJRC.

D -----Dual-in-line plastic mold [DIP]

E -----Dual-in-line plastic mini-mold [EMP]

F -----Quad flat plastic mold [QFP]

Quad flat plastic mold

\*QFP package is indicated by one capital alphabet (mold size) and one-digit number (lead length and forming) after F.

G-----Dual-in-line plastic mini-mold [SOP]

L -----Shrunk dual-in-line plastic mold [SDIP]

M -----Dual-in-line plastic mini-mold [DMP]

N-----Dual-in-line plastic mold [DIP]

V -----Dual-in-line plastic shrunk mini-mold [SSOP]

C -----Chip

H -----TCP ( Tape Carrier Package )

### Item 4 ROM Code, Title and Screening Option

LCD Controller Driver : Indicating ROM code by a alphanumeric after a hyphen.

Melody IC : Indicating Title of the melody by capital alphabets after a hyphen.

Screening Product : Indicating Screening level by one capital alphabet after a hyphen.

### Item 5 Taping Form

The taping form is shown by alphanumeric in parentheses.

## (2) Terminal Voltage Regulator

### ① 78/79 series

Example : NJM 78M 00 FA - B (T1)

1 2 3 4 5 6

#### Item 1 Classification of items

NJM -----Bipolar monolithic IC

#### Item 2 Part Number

The name of product is shown by two-digit number and one capital alphabet.

#### Item 3 Output Voltage

The output voltage is shown by two-digit number.

#### Item 4 Classification of Package

The codes in [ ] are names defined in NJRC.

F -----3 terminal plastic mold(Fully Covered)

[TO-220F]

U -----3 terminal plastic mini-mold

[SOP]

No mark ---- 3 terminal plastic mold

[TO-92] (Note)

(Note) : NJM78L/79L only

#### Output Voltage Accuracy

The output voltage accuracy is shown by one capital alphabet after package type mark.

#### Item 5 Characteristics Selection Option

Specially selected product is shown by within two capital alphabets after a hyphen.

#### Item 6 Taping form

The taping form is shown by alphanumeric in parentheses.

### ② C-MOS

Example : NJU 7201 L 00 (T1)

1 2 3 4 5

#### Item 1 Classification of items

NJU-----MOS IC

#### Item 2 Part Number

The name of product is shown by four-digit number and one capital alphabet.

#### Item 3 Classification of Package

The codes in [ ] are names defined in NJRC.

L -----3 terminal plastic mold

[TO-92]

U -----3 terminal plastic mini-mold

[SOT-89]

#### Item 4 Output Voltage

The Output voltage is shown by two-digit number.

#### Item 5 Taping form

The taping form is shown by alphanumeric in parentheses.

## ■ QUALITY ASSURANCE SYSTEM

### 1. Preface

In the present circumstance, it is not too much to say all electronic equipment is produced from the IC. The electronic equipment has been upgraded with its performance and plays important role in any industry. And the default of the equipment might cause a serious problem on the system. Thus the industry has required higher quality and reliability of IC year after year.

In compliance with this requirement, we New Japan Radio Co., Ltd. (hereinafter called we or NJRC) maintain the quality and reliability of the product by the following quality assurance system. To our customers we proffer the product which meet the customers requirement.

### 2. Policy on the Quality

Our fundamental policy on the quality is described below. With this policy, we are making the utmost effort to have the highest quality of the product. Not that quality is secured by a department but that quality is secured by the whole company.

Therefore we lead all worker to understand what quality is the most important.

### 3. Quality Assurance System

Fig. 1 shows NJRC's quality assurance system from the planning to the shipping.

#### (1) Quality Assurance during Development

##### ① Design

We design the product to meet the customer's requirement by close communications.

For the quality of the design we check production technology, development data and quality information by Design Review (DR).

##### ② Test Production

The test products are assessed the characteristic and the reliability.

The reliability evaluation method and condition shall be performed by ED-4741(EIAJ) specification.

##### ③ Mass Production

The mass production is able to be started after consideration of process capability, yield result, reliability test result and customer's evaluation of ES (Engineering Sample).

#### (2) Quality Assurance during Mass Production

##### ① Environment Control

The environment during IC production effect importantly the quality and the reliability.

We control properly the temperature, the humidity and the dust in fabrication. Especially we make the utmost effort to improve the cleanliness for the dust control is the most important factor.

##### ② Quality Control of Raw Material

We make effort to improve the quality of the raw material by quality approval of the materials, the purchasing specification, incoming inspection and close communication with the vendors.

##### ③ Process Control

We make effort to avoid scattering products by the standardization and automatic system.

We check the performance and the quality by the QC inspection. We feed back these results to the production department to maintain the stable process. Fig. 2 shows an example of process control.

##### ④ Changing Control

We have the changing control system to avoid troubles by changing of the design, the process, the materials or the equipment. On this system, the changing of specification or characteristic is performed after customer's approval.

##### ⑤ Supervision of Entrustment Productions

In case of entrusting production, we recognize the companies after evaluating their management attitude, technical ability, production record and quality information including the audit.

# QUALITY ASSURANCE SYSTEM





Fig.2 QC Flow Chart

\_\_\_\_\_





# QUALITY ASSURANCE SYSTEM



Quality Assurance System

# QUALITY ASSURANCE SYSTEM

## 4. Reliability Tests


We apply the reliability tests to new product, modified product (design, production equipment, process, materials) and reliability monitor test. The reliability tests are performed in accordance with EIAJ ED-4701. Example of reliability tests are in the following.

**Example of reliability tests**


Test Item	Test Condition
Steady State Life	Ta=125°C, max voltage applied 1000h
High Temperature Storage	Ta=125°C 1000h
Temperature Humidity-Bias	85°C, 85%, max voltage applied 1000h
Humidity	85°C, 85% 1000h
Soldering Heat	260°C, 10sec
Thermal Shock	0°C(5min) ~ 100°C(5min), Liquid Phase 10cycles
Temperature Cycling	-40°C(30min) ~ 125°C(30min), Atmospheric Phase 100cycles
Pressure Cooker	121°C, 100%, $2.03 \times 10^5$ Pa 100h
Solderability	230°C, 5s, Flux used
E.S.D	C=200pF, R=0Ω, V=200V

## 5. Customer Returning and Failure Analysis

In case of device trouble on the customer's operation, Fig.3 shows customer returning and failure analysis route. Fig.4 shows failure analysis procedure of customer's returning.



**Fig.3 Customer Returning and Failure Analysis Route**



**Fig.4 Failure Analysis Procedure**

## ■ RECOMMENDED MOUNTING METHOD

## 1. Soldering Methods

The recommended soldering methods for each package are shown in the following table.

## (1) Recommended Soldering Methods Table

## Through-Hole mounted device type package

PKG	REFLOW	FLOW	IRON	PKG	REFLOW	FLOW	IRON
TO-92	○	○	○	SDIP22	○	○	○
TO-220F	○	○	○	SDIP24	○	○	○
DIP8	○	○	○	SDIP28	○	○	○
DIP14	○	○	○	SDIP30	○	○	○
DIP16	○	○	○	SDIP42	○	○	○
DIP18	○	○	○	SDIP56	○	○	○
DIP20	○	○	○	SIP8	○	○	○
DIP22	○	○	○	ZIP16	○	○	○
DIP28	○	○	○				
DIP40	○	○	○				

## Surface mount device type package

PKG	REFLOW	FLOW	IRON	PKG	REFLOW	FLOW	IRON
SOT-89	○*1	×	○	SSOP8	○	×	○
MTP-5	○*1	×	○	SSOP14	○	×	○
DMP8	○*2	○*3	○	SSOP16	○	×	○
DMP14	○	○	○	SSOP20	○	×	○
DMP16	○	○	○	SSOP24	○	○	○
DMP20	○	×	○	QFP44-A1	○	×	○
DMP24	○	○	○	QFP44-B1	○	×	○
SDMP30	○	○	○	QFP56-A1	○	×	○
EMP8	○	○	○	QFP64-B2	○	×	○
EMP14	○	○	○	QFP64-B3	○	×	○
SOP8	○	○	○	QFP64-C1	○	×	○
SOP18	○	○	○	QFP64-C2	○	×	○
SOP20	○	○	○	QFP64-D1	○	×	○
SOP22	○	○	○	QFP64-E1	○	×	○
SOP28	○	○	○	QFP80-C1	○	×	○
SOP40	○	○	○	QFP80-C2	○	×	○
				QFP100-C1	○	×	○
				QFP100-C2	○	×	○
				QFP64-G1	○	○*4	○
				QFP80-G1	○	○*4	○
				QFP100-G1	○	○*4	○

○ : Twice soldering is allowed.

\*1: Once soldering only.

\*2: NJM2073M, NJMOP-07M and NJM5532M once soldering only.


\*3: Expect NJM2073M, NJMOP-07M, NJM5532M.

\*4: Some of devices are allowed only once.

× : Don't apply.


## (2) Soldering Temperature Profile of Reflow

Recommended reflow soldering temperature profile is in the following.



## (3) Soldering Temperature Profile of Flow

Recommended flow soldering temperature profile is in the following.



## (4) Soldering Temperature Profile of Iron

Recommended iron soldering temperature profile is in the following.

At 1 lead    Temperature : within 300 ~ 340°C  
                  Time : within 3sec

## (5) Note

It is not good for IC's reliability to keep IC High temperature for long time within limit of recommended ranges. Please finish soldering as soon as possible within limit of recommended ranges.

## RECOMMENDED MOUNTING METHOD

### 2. Recommended Soldering Method for Moisture-Proof Packing

#### (1) Mounting

Be sure to use within 7days after opening and to apply 2nd soldering within 3days.  
Be sure to apply soldering within twice.

#### (2) Storage

It is better to keep ICs at following condition.  
Temperature : 5~40°C, Humidity : 40~60%

#### (3) Baking

In case of keeping except above condition, be sure to apply baking.  
Baking Method : Ta=125°C, over 16h


### 3. Flux Cleaning

Please clean flux, because halogen compound in flux is badly affected to products. The example of flux cleaning is in the following.

Frequency : 28kHz  
Power : 20W/l  
Temperature : 40°C  
Time : between 30~40sec

CAUTION : Don't brush ink marking face while cleaning.

To take care the products resonation and touch directly to the vibrator.



Part	QTY	UNIT	PRICE	DATE
Q101	1	IC	1.50	10/10
Q102	1	IC	1.50	10/10
Q103	1	IC	1.50	10/10
Q104	1	IC	1.50	10/10
Q105	1	IC	1.50	10/10
Q106	1	IC	1.50	10/10
Q107	1	IC	1.50	10/10
Q108	1	IC	1.50	10/10
Q109	1	IC	1.50	10/10
Q110	1	IC	1.50	10/10
Q111	1	IC	1.50	10/10
Q112	1	IC	1.50	10/10
Q113	1	IC	1.50	10/10
Q114	1	IC	1.50	10/10
Q115	1	IC	1.50	10/10
Q116	1	IC	1.50	10/10
Q117	1	IC	1.50	10/10
Q118	1	IC	1.50	10/10
Q119	1	IC	1.50	10/10
Q120	1	IC	1.50	10/10
Q121	1	IC	1.50	10/10
Q122	1	IC	1.50	10/10
Q123	1	IC	1.50	10/10
Q124	1	IC	1.50	10/10
Q125	1	IC	1.50	10/10
Q126	1	IC	1.50	10/10
Q127	1	IC	1.50	10/10
Q128	1	IC	1.50	10/10
Q129	1	IC	1.50	10/10
Q130	1	IC	1.50	10/10
Q131	1	IC	1.50	10/10
Q132	1	IC	1.50	10/10
Q133	1	IC	1.50	10/10
Q134	1	IC	1.50	10/10
Q135	1	IC	1.50	10/10
Q136	1	IC	1.50	10/10
Q137	1	IC	1.50	10/10
Q138	1	IC	1.50	10/10
Q139	1	IC	1.50	10/10
Q140	1	IC	1.50	10/10
Q141	1	IC	1.50	10/10
Q142	1	IC	1.50	10/10
Q143	1	IC	1.50	10/10
Q144	1	IC	1.50	10/10
Q145	1	IC	1.50	10/10
Q146	1	IC	1.50	10/10
Q147	1	IC	1.50	10/10
Q148	1	IC	1.50	10/10
Q149	1	IC	1.50	10/10
Q150	1	IC	1.50	10/10
Q151	1	IC	1.50	10/10
Q152	1	IC	1.50	10/10
Q153	1	IC	1.50	10/10
Q154	1	IC	1.50	10/10
Q155	1	IC	1.50	10/10
Q156	1	IC	1.50	10/10
Q157	1	IC	1.50	10/10
Q158	1	IC	1.50	10/10
Q159	1	IC	1.50	10/10
Q160	1	IC	1.50	10/10
Q161	1	IC	1.50	10/10
Q162	1	IC	1.50	10/10
Q163	1	IC	1.50	10/10
Q164	1	IC	1.50	10/10
Q165	1	IC	1.50	10/10
Q166	1	IC	1.50	10/10
Q167	1	IC	1.50	10/10
Q168	1	IC	1.50	10/10
Q169	1	IC	1.50	10/10
Q170	1	IC	1.50	10/10
Q171	1	IC	1.50	10/10
Q172	1	IC	1.50	10/10
Q173	1	IC	1.50	10/10
Q174	1	IC	1.50	10/10
Q175	1	IC	1.50	10/10
Q176	1	IC	1.50	10/10
Q177	1	IC	1.50	10/10
Q178	1	IC	1.50	10/10
Q179	1	IC	1.50	10/10
Q180	1	IC	1.50	10/10
Q181	1	IC	1.50	10/10
Q182	1	IC	1.50	10/10
Q183	1	IC	1.50	10/10
Q184	1	IC	1.50	10/10
Q185	1	IC	1.50	10/10
Q186	1	IC	1.50	10/10
Q187	1	IC	1.50	10/10
Q188	1	IC	1.50	10/10
Q189	1	IC	1.50	10/10
Q190	1	IC	1.50	10/10
Q191	1	IC	1.50	10/10
Q192	1	IC	1.50	10/10
Q193	1	IC	1.50	10/10
Q194	1	IC	1.50	10/10
Q195	1	IC	1.50	10/10
Q196	1	IC	1.50	10/10
Q197	1	IC	1.50	10/10
Q198	1	IC	1.50	10/10
Q199	1	IC	1.50	10/10
Q200	1	IC	1.50	10/10

## RECOMMENDED MOUNTING METHOD

### 4. Recommended Solder Pads for Surface Mount Package

Recommended solder pads for each package are shown as follows.


Please take easiness of mounting, reliability of bonding, prevention of solder bridge, margin of pattern area into consideration when designing the solder pads.

#### (1) Example of Solder Pads Dimensions

##### DMP/SOP/EMP/SSOP

PKG	b	l	e	[e]	[e]
DMP8	0.72	1.27	3.81	6.10	1.27
DMP14	0.72	1.27	7.62	6.10	1.27
DMP16	0.72	1.27	8.89	6.10	1.27
DMP20	0.72	1.27	8.55	6.10	0.95
DMP24	0.72	1.27	13.97	9.53	1.27
SDMP30	0.60	1.27	14.00	9.53	1.00
SOP8	0.76	1.27	3.81	4.00	1.27
SOP18	0.76	1.27	10.16	4.90	1.27
SOP20	0.76	1.27	11.43	4.90	1.27
SOP22	0.76	1.27	12.70	4.90	1.27
SOP28	0.76	1.27	16.51	7.00	1.27
SOP40	0.76	1.27	24.13	8.90	1.27
EMP8	0.72	1.27	3.81	5.72	1.27
EMP14	0.72	1.27	7.62	5.72	1.27
SSOP8	0.35	1.00	1.95	5.90	0.65
SSOP14	0.35	1.00	3.90	5.90	0.65
SSOP16	0.35	1.00	4.55	5.90	0.65
SSOP20	0.35	1.00	5.85	5.90	0.65
SSOP24	0.45	1.00	8.80	7.30	0.80


Unit:mm



##### QFP

PKG	MOLD SIZE	b	l	[e]	MID	MIE
QFP44-A1	10 X 10	0.50	1.20	0.80	10.4	10.4
QFP44-B1	14 X 14	0.70	1.80	1.00	14.4	14.4
QFP56-A1	10 X 10	0.35	1.20	0.65	10.4	10.4
QFP64-B2	14 X 14	0.50	1.60	0.80	14.4	14.4
QFP64-B3	14 X 14	0.50	1.40	0.80	14.4	14.4
QFP64-C1	20 X 14	0.70	2.80	1.00	20.4	14.4
QFP64-C2	20 X 14	0.70	2.00	1.00	20.4	14.4
QFP64-D1	10 X 10	0.20	1.00	0.50	10.4	10.4
QFP64-E1	14 X 14	0.50	1.30	0.80	14.4	14.4
QFP80-C1	20 X 14	0.50	2.80	0.80	20.4	14.4
QFP80-C2	20 X 14	0.50	2.00	0.80	20.4	14.4
QFP100-C1	20 X 14	0.35	2.80	0.65	20.4	14.4
QFP100-C1	20 X 14	0.35	2.80	0.65	20.4	14.4
QFP100-C2	20 X 14	0.35	2.00	0.65	20.4	14.4
QFP64-G1	14 X 14	0.50	1.00	0.80	14.4	14.4
QFP80-G1	14 X 14	0.35	1.00	0.65	14.4	14.4
QFP100-G1	14 X 14	0.20	1.00	0.50	14.4	14.4

Unit:mm



Note : These solder pads dimensions are just examples.


When designing PCB, please estimate the pattern carefully.




# RECOMMENDED MOUNTING METHOD

100

## SOT-89



## MTP5



Unit:mm

## ■ ABSOLUTE MAXIMUM RATINGS

1. Definition of Absolute Maximum Rating ( $T_a = 25^\circ\text{C}$ )

NJRC defines maximum ratings as the values of voltage, current, temperature, power dissipation etc, which should not be exceeded at any time, otherwise deterioration or destruction of the IC may take place. Maximum values and limits published should be taken into consideration at all times when using or "designing in" NJRC IC's.

## (1) Maximum Voltage Ratings

Specify the maximum limitation of supply and input voltages. Maximum values and limits published should be taken into consideration at all times when using or "designing in" NJRC IC's.

## (2) Maximum Current Ratings

Specify the maximum limitation of input and output current. Maximum values and limits published should be taken into consideration at all times when using or "designing in" NJRC IC's.

## (3) Maximum Temperature Ratings

Specify the maximum limitation of operating and storage temperature. Maximum values and limits published should be taken into consideration at all times when using or "designing in" NJRC IC's. The operating temperature range is the ambient temperature range that IC operates just normally.

The electrical characteristics of the ICs specified at  $25^\circ\text{C}$  are not guaranteed to apply at the extremes of the operating temperature range.

## (4) Maximum Power Dissipation Rating

Specify the maximum limitation of power dissipation. Maximum values and limits published should be taken into consideration at all times when using or "designing in" NJRC IC's.

The power dissipation is mentioned following formula.

$$P_D = (T_j - T_a) / \theta_{ja} \quad \text{Where } P_D : \text{Power Dissipation (w)}$$

$$T_j : \text{Junction Temperature } (^\circ\text{C})$$

$$T_a : \text{Ambient Temperature } (^\circ\text{C})$$

$$\theta_{ja} : \text{Thermal Resistance (w/}^\circ\text{C)}$$

As  $T_j$  is normally constant, the maximum power dissipation at a particular ambient temperature is determined by the thermal resistance of the package, which is in turn determined by its dimensions and materials used in its manufacture.

As a rule the smaller the package, the lower its maximum power dissipation.

Note : Exceeding any of the maximum ratings, even briefly lead to deterioration in IC performance or even destruction.



---

## PACKAGE

---

2



## ■ PACKAGE OUTLINE TABLE

	Suffix	3Pin	5Pin	8Pin	9Pin	14Pin	16Pin	18Pin	20Pin	22Pin
TO-92	L*1	○	—	—	—	—	—	—	—	—
TO-220F	F	○	—	—	—	—	—	—	—	—
SOT-89	U	○	—	—	—	—	—	—	—	—
MTP-5	F	—	○	—	—	—	—	—	—	—
DIP	D/N	—	—	○	—	○	○	○	○	○
SDIP	L	—	—	—	—	—	—	—	—	○
DMP	M	—	—	○	—	○	○	—	○*2	—
SOP	G	—	—	○	—	—	—	○	○	○
EMP	E	—	—	○	—	○	—	—	—	—
SSOP	V	—	—	○	—	○	○	—	○	—
SIP	S/L	—	—	○	○	—	—	—	—	—
ZIP	S	—	—	—	—	—	○	—	—	—
QFP	F	—	—	—	—	—	—	—	—	—

	Suffix	24Pin	28Pin	30Pin	40Pin	42Pin	44Pin	56Pin	64Pin	80Pin	100Pin
DIP	D/N	○*3	—	—	○	—	—	—	—	—	—
SDIP	L	○	○	○	—	○	—	○	—	—	—
DMP	M	○	—	○*4	—	○	—	—	—	—	—
SOP	G	○*3	○	—	○	—	—	—	—	—	—
EMP	E	—	—	—	—	—	—	—	—	—	—
SSOP	V	○	—	—	—	—	—	—	—	—	—
SIP	S/L	—	—	—	—	—	—	—	—	—	—
ZIP	S	—	—	—	—	—	—	—	—	—	—
QFP	F	—	—	—	—	—	○	○	○	○	○

\*1) Except NJM78L, NJM79L Series


\*2) Lead pitch: 0.95mm

\*3) These two packages are applied to only NJU9702.

\*4) Lead pitch: 1.0mm (SDMP-30)



TO-92




TO-220F




SOT-89




MTP-5




DIP




SDIP




DMP



SIP



ZIP



QFP

# **■ PACKAGE CODE TABLE(NJRC vs. EIAJ CODE)**

The package codes using in this Data Book are NJRC codes defined by NJRC.

EIAJ codes which correspond to NJRC codes are shown as follows.


NJRC CODE	EIAJ CODE	NJRC CODE	EIAJ CODE
<b>&lt;DIP&gt;</b>		<b>&lt;SOP&gt;</b>	
DIP8	*DIP008-P-0300	SOP8	*SOP008-P-0225
DIP14	*DIP014-P-0300	SOP18	*SOP018-P-0300
DIP16	*DIP016-P-0300	SOP20	*SOP020-P-0300
DIP18	*DIP018-P-0300	SOP22	*SOP022-P-0300
DIP20	*DIP020-P-0300	SOP24	*SOP024-P-0450
DIP22	*DIP022-P-0400	SOP28	*SOP028-P-0375
DIP24	*DIP024-P-0600	SOP40	*SOP040-P-0450
DIP40	*DIP040-P-0600		
<b>&lt;SDIP&gt;</b>		<b>&lt;EMP&gt;</b>	
SDIP22	SDIP022-P-0300	EMP8	*SOL008-P-0150
SDIP24	SDIP024-P-0300	EMP14	*SOL014-P-0150
SDIP28	SDIP028-P-0400(Similar)	<b>&lt;SSOP&gt;</b>	
SDIP30	SDIP030-P-0400	SSOP8	SSOP008-P-0225
SDIP42	SDIP042-P-0600	SSOP14	SSOP014-P-0225
SDIP56	SDIP056-P-0600	SSOP16	SSOP016-P-0225
		SSOP20	SSOP020-P-0225
		SSOP24	SSOP024-P-0300
<b>&lt;SIP/ZIP&gt;</b>			
SIP8	*SIP008-P-0000	<b>&lt;QFP&gt;</b>	
SIP9	*SIP009-P-0000(Similar)	QFP44-A1	*QFP044-P-1010
SIP9※	*SIP009-P-0000	QFP44-B1	*QFP044-P-1414
ZIP16	*ZIP016-P-0325	QFP56-A1	*QFP056-P-1010
		QFP64-B2	*QFP064-P-1414-(1) Note
<b>&lt;TO&gt;</b>		QFP64-B3	*QFP064-P-1414-(2) Note
TO-92(Viny Bag)	SC-43A	QFP64-E1	*QFP064-P-1414-(3) Note
TO-92(Taping)	SC-43A	QFP64-C1	*QFP064-P-1420-(1) Note
TO-220F	SC-67	QFP64-C2	*QFP064-P-1420-(2) Note
		QFP64-D1	*QFP064-P-1010
<b>&lt;MTP/SOT&gt;</b>		QFP80-C1	*QFP080-P-1420-(1) Note
SOT-89	SC-62	QFP80-C1	*QFP080-P-1420-(2) Note
MTP-5	SC-74A	QFP80-C2	*QFP080-P-1420-(3) Note
		QFP100-C1	*QFP100-P-1420-(1) Note
<b>&lt;DMP&gt;</b>		QFP100-C1	*QFP100-P-1420-(2) Note
DMP8	— (250mil)	QFP100-C2	*QFP100-P-1420-(3) Note
DMP14	— (250mil)	QFP64-G1	LQFP064-P-1414
DMP16	— (250mil)	QFP80-G1	LQFP080-P-1414
DMP20	— (250mil)	QFP100-G1	LQFP100-P-1414
DMP24	*SOP-024-P-0375		
SDMP30	SSOP030-P-0375		
DMP42	— (450mil)		

Note : EIAJ code defines mold dimensions of the package exactly, but lead dimensions are defined loosely.


There are some similar packages in accordance with the same EIAJ code.

NJRC adds the mark(-(x),x:number) after EIAJ code to distinguish them each other.

## ■ PACKAGE DIMENSIONS

DIP8


Unit:mm

DIP14

Unit:mm


# PACKAGE DIMENSIONS

## DIP16



Unit:mm


## DIP18



Unit:mm


# PACKAGE DIMENSIONS

## DIP20




Unit:mm


## DIP22



Unit:mm

[illegible]

Unit:mm




Unit:mm




# PACKAGE DIMENSIONS

## SDIP22



Unit:mm

## SDIP24



Unit:mm

\_\_\_\_\_

## SDIP28




## SDIP30




# PACKAGE DIMENSIONS

## SDIP42



Unit:mm


## SDIP56



Unit:mm


# PACKAGE DIMENSIONS

## SIP8



Unit:mm


## SIP9



Unit:mm


# PACKAGE DIMENSIONS

## SIP9 \*



Unit:mm


## ZIP16



Unit:mm


# PACKAGE DIMENSIONS

## TO-92(Vinyl Bag)



Unit:mm


## TO-92(Taping)



Unit:mm

## PACKAGE DIMENSIONS

### TO-220F




Unit:mm




# PACKAGE DIMENSIONS

## SOT-89



Unit:mm


## MTP5



Unit:mm


# PACKAGE DIMENSIONS

## DMP8



Unit:mm


## DMP14



Unit:mm


# PACKAGE DIMENSIONS

## DMP16



Unit:mm


## DMP20



Unit:mm


# PACKAGE DIMENSIONS

## DMP24



Unit:mm


## SDMP30



Unit:mm

# PACKAGE DIMENSIONS


## DMP42



Unit:mm


# PACKAGE DIMENSIONS

## SOP8



Unit:mm


## SOP18



Unit:mm


# PACKAGE DIMENSIONS

## SOP20



Unit:mm

## SOP22




Unit:mm



# PACKAGE DIMENSIONS


## SOP24



\* This package is applied to only NJU9702.

Unit:mm


## SOP28



Unit:mm

# PACKAGE DIMENSIONS


## SOP40



Unit:mm


# PACKAGE DIMENSIONS

## EMP8



Unit:mm


## EMP14



Unit:mm


# PACKAGE DIMENSIONS

## SSOP8



Unit:mm


## SSOP14



Unit:mm


# PACKAGE DIMENSIONS

## SSOP16



Unit:mm


## SSOP20



Unit:mm

# PACKAGE DIMENSIONS


## SSOP24



Unit:mm


# PACKAGE DIMENSIONS

## QFP44-A1



Unit:mm

## QFP44-B1




Unit:mm




# PACKAGE DIMENSIONS

QFP56-A1



Unit:mm


QFP64-B2



Unit:mm


# PACKAGE DIMENSIONS

QFP64-B3



Unit:mm


QFP64-E1



Unit:mm


# PACKAGE DIMENSIONS

QFP64-C1



Unit:mm


QFP64-C2



Unit:mm


# PACKAGE DIMENSIONS

QFP64-D1



Unit:mm


QFP80-C1(1)



Unit:mm


# PACKAGE DIMENSIONS

QFP80-C1(2)



Unit:mm


QFP80-C2



Unit:mm


# PACKAGE DIMENSIONS

QFP100-C1(1)



Unit:mm


QFP100-C1(2)



Unit:mm


# PACKAGE DIMENSIONS

QFP100-C2



Unit:mm

QFP64-G1




Unit:mm




# PACKAGE DIMENSIONS

## QFP80-G1



Unit:mm

## QFP100-G1



Unit:mm



---

## PACKING

---

3



### ■ GENERAL DESCRIPTION

NJRC delivers ICs in 4 methods of plastic tube container, two kind of Taping, tray and vinyl bag packing.

Except adhesive tape treated anti electrostatic and contain carbon are using as the ESD (Electrostatic Discharge Damage) protection.

### ■ PACKING SPECIFICATION TABLE

PKG	Plastic tube	Packing Type		Tray	Vinyl Bag
		Adhesive	Emboss		
<DIP>					
DIP8	○ 50pcs/tube	—	—	—	—
DIP14	○ 25pcs/tube	—	—	—	—
DIP16	○ 25pcs/tube	—	—	—	—
DIP18	○ 20pcs/tube	—	—	—	—
DIP20	○ 20pcs/tube	—	—	—	—
DIP22	○ 20pcs/tube	—	—	—	—
DIP40	○ 10pcs/tube	—	—	—	—
<SDIP>					
SDIP22	○ 25pcs/tube	—	—	—	—
SDIP24	○ 20pcs/tube	—	—	—	—
SDIP28	○ 20pcs/tube	—	—	—	—
SDIP30	○ 20pcs/tube	—	—	—	—
SDIP42	○ 14pcs/tube	—	—	—	—
SDIP56	○ 10pcs/tube	—	—	—	—
<SIP>					
SIP8	○ 25pcs/tube	—	—	—	—
SIP9	○ 25pcs/tube	—	—	—	—
SIP9 *	○ 20pcs/tube	—	—	—	—
ZIP16	○ 20pcs/tube	—	—	—	—
<TO>					
TO-92	—	○ 2,000pcs/reel 2,000pcs/box	—	—	○ 500pcs/bag
TO-220F	—	—	—	—	○ 100pcs/bag
<SOT / MTP>					
SOT-89	○ 25pcs/tube	—	○ 1,000pcs/reel	—	—
MTP-5	—	—	○ 3,000pcs/reel	—	—

# PACKING SPECIFICATION

■ Packing Specification Table

PKG	Packing Type				
	Plastic tube	Taping		Tray	Vinyl Bag
		Adhesive	Emboss		
<DMP>					
DMP8	○ 100pcs/tube	○ 2,000pcs/reel	○ 2,000pcs/reel	—	—
DMP14	○ 50pcs/tube	○ 2,000pcs/reel	○ 2,000pcs/reel	—	—
DMP16	○ 50pcs/tube	○ 2,000pcs/reel	○ 2,000pcs/reel	—	—
DMP20	○ 50pcs/tube	○ 2,000pcs/reel	○ 2,000pcs/reel	—	—
DMP24	○ 25pcs/tube	○ 1,500pcs/reel	—	—	—
SDMP30	○ 25pcs/tube	○ 1,500pcs/reel	—	—	—
DMP42	○ 20pcs/tube	—	—	—	—
<SOP>					
SOP8	○ 50pcs/tube	○ 2,000pcs/reel	○ 3,000pcs/reel	—	—
SOP18	○ 25pcs/tube	○ 2,000pcs/reel	○ 2,000pcs/reel	—	—
SOP20	○ 25pcs/tube	○ 2,000pcs/reel	Note ○	—	—
SOP22	○ 25pcs/tube	Note ○	○ 2,000pcs/reel	—	—
SOP28	Note ○	Note ○	○ 2,000pcs/reel	—	—
SOP40	○ 15 pcs/tube	—	—	—	—
<EMP>					
EMP8	○ 100pcs/tube	○ 2,000pcs/reel	○ 2,000pcs/reel	—	—
EMP14	○ 50pcs/tube	○ 2,000pcs/reel	○ 2,000pcs/reel	—	—
<SSOP>					
SSOP8	—	—	○ 2,000pcs/reel	—	—
SSOP14	—	—	○ 2,000pcs/reel	—	—
SSOP16	—	—	○ 2,000pcs/reel	—	—
SSOP20	—	—	○ 2,000pcs/reel	—	—
SSOP24	—	Note ○	○ 2,000pcs/reel	—	—

Note ○ : Examination for customer's request

# PACKING SPECIFICATION

## ■ Packing Specification Table

PKG	Packing Type				
	*Plastic tube	Taping		Tray	Vinyl Bag
		Adhesive	Emboss		
<QFP>					
QFP44 - * *	—	—	—	○ 50pcs/tray	—
QFP56 - * *	—	—	—	○ 50pcs/tray	—
QFP64 - * *	—	—	—	○ 50pcs/tray	—
QFP80 - * *	—	—	—	○ 50pcs/tray	—
QFP100 - * *	—	—	—	○ 50pcs/tray	—
<TAB>	Q'ty depends on product type ( Reel or Tray ).				
<CHIP>	Q'ty depends on product type ( Tray only ).				
<WAFER>	Q'ty depends on product type .				




### ■ Plastic Tube Container Dimensions


DIP, SDIP, SIP, ZIP, DMP, SDMP, SOP, EMP, SOT packages can pack in the plastic tube container the dimensions are mentioned as follows.

#### 1. Plastic Tube Container for dual-in-line plastic mold

##### (1) Plastic Tube Container dimensions for DIP8





##### (2) Plastic Tube Container dimensions for DIP14/16



# PLASTIC TUBE DIMENSIONS



(3) Plastic Tube Container dimensions for DIP18/20



- 1.Thickness 0.6
- 2.Material PVC
- 3.Stopper Rubber Knob
- 4.Contents DIP20-20pcs/tube

Unit:mm

(4) Plastic Tube Container dimensions for DIP22/DMP42





- 1.Thickness 0.6
- 2.Material PVC
- 3.Stopper Stick Pin
- 4.Contents DIP22-20pcs/tube

Unit:mm

## PLASTIC TUBE DIMENSIONS

### (5) Plastic Tube Container dimensions for DIP40





- 1.Thickness 0.5
- 2.Material PVC
- 3.Stopper Rubber Knob
- 4.Contents DIP40 10pcs/tube

Unit:mm

## PLASTIC TUBE DIMENSIONS

### 2. Plastic Tube Container for shrunk dual-in-line plastic mold



#### (1) Plastic Tube Container dimensions for SDIP22



- 1. Thickness 0.5
- 2. Material PVC
- 3. Stopper Stick Pin
- 4. Contents SDIP22-25pcs/tube

Unit:mm

#### (2) Plastic Tube Container dimensions for SDIP24




- 1. Thickness 0.5
- 2. Material PVC
- 3. Stopper Rubber Knob
- 4. Contents SDIP24 20pcs/tube

Unit:mm

## PLASTIC TUBE DIMENSIONS


(3) Plastic Tube Container dimensions for SDIP28



1. Thickness 0.6
2. Material PVC
3. Stopper Stick Pin
4. Contents SDIP28 20pcs/tube

Unit:mm

(4) Plastic Tube Container dimensions for SDIP30




1. Thickness 0.6
2. Material PVC
3. Stopper Stick Pin
4. Contents SDIP30 20pcs/tube

Unit:mm

## PLASTIC TUBE DIMENSIONS


(5) Plastic Tube Container dimensions for SDIP42



- 1.Thickness 0.5
- 2.Material PVC
- 3.Stopper Rubber Knob
- 4.Contents SDIP42 14pcs/tube

Unit:mm

(6) Plastic Tube Container dimensions for SDIP56




- 1.Thickness 0.5
- 2.Material PVC
- 3.Stopper Rubber Knob
- 4.Contents SDIP56 10pcs/tube

Unit:mm

## PLASTIC TUBE DIMENSIONS

### 3. Plastic Tube Container for single-in-line plastic mold


#### (1) Plastic Tube Container dimensions for SIP8



Unit: mm

- 1.Length 505
- 2.Thickness 0.5
- 3.Material PVC
- 3.Stopper Rubber Knob
- 4.Contents SIP8 25pcs/tube


#### (2) Plastic Tube Container dimensions for SIP9



Unit: mm

- 1.Length  $580 \pm 2$
- 2.Thickness 0.5
- 3.Material PVC
- 4.Stopper Rubber Knob
- 5.Contents SIP9 25pcs/tube

#### (3) Plastic Tube Container dimensions for SIP9※




Unit: mm

- 1.Length 460
- 2.Thickness 0.75
- 3.Material PVC
- 4.Stopper Rubber Knob
- 5.Contents SIP9 20pcs/tube

# PLASTIC TUBE DIMENSIONS




## (4) Plastic Tube Container dimensions for ZIP16



- 1.Length 513
- 2.Thickness 0.6
- 3.Material PVC
- 4.Stopper Rubber Knob
- 5.Contents ZIP16 20pcs/tube

Unit: mm

## 4.Plastic Tube Container for Three terminal plastic mini mold (1) Plastic Tube Container dimensions for SOT89




Unit: mm



## PLASTIC TUBE DIMENSIONS

### 5. Plastic Tube Container for dual-in-line plastic mini mold


#### (1) Plastic Tube Container dimensions for DMP8/14/16/20



Unit: mm

- 1.Length 515±2
- 2.Thickness 0.6
- 3.Material PVC
- 4.Stopper Rubber Knob
- 5.Contents DMP8 100pcs/tube  
DMP14/16/20 50pcs/tube


#### (2) Plastic Tube Container dimensions for DMP24/SDMP30



Unit: mm

- 1.Length 410±2
- 2.Thickness 0.6
- 3.Material PVC
- 4.Stopper Rubber Knob
- 5.Contents 25pcs/tube

#### (3) Plastic Tube Container dimensions for EMP8/14




Unit: mm

- 1.Length EMP 8: 517±2  
EMP14: 454±2
- 2.Thickness 0.6
- 3.Material PVC
- 4.Stopper Rubber Knob
- 5.Contents EMP8 100pcs/tube  
EMP14 50pcs/tube


## PLASTIC TUBE DIMENSIONS

(4) Plastic Tube Container dimensions for SOP8




- 1.Length 280.5
- 2.Thickness 0.5
- 3.Material PVC
- 4.Stopper Rubber Knob
- 5.Contents SOP8 50pcs/tube

(5) Plastic Tube Container dimensions for SOP18/20/22



- 1.Length 400
- 2.Thickness 0.5
- 3.Material PVC
- 4.Stopper Rubber Knob
- 5.Contents SOP18 25pcs/tube  
SOP20 25pcs/tube  
SOP22 25pcs/tube

(6) Plastic Tube Container dimensions for SOP40











- 1.Length 430
- 2.Thickness 0.5
- 3.Material PVC
- 4.Stopper Rubber Knob
- 5.Contents SOP40 15pcs/tube

### ■ Taping Dimensions

There are two types of taping packing, Adhesive Taping in accordance with EIAJ standard ET-7101 "Packaging of Electronic Components on Continuous Tapes ( Adhesive Types )" and Emboss carrier taping in accordance with JIS standard C-0806 "Packaging of Electronic Components on Continuous Tapes ( Surface Mounting Device )".















1. Adhesive Taping Table















Item	PKG	EMP		DMP						SDMP	TO-92	
		8 pin	14 pin	8 pin	14 pin	16 pin	20 pin	24 pin	30 pin	3 pin		
Reel Diameter (mm)		φ 300									φ 360	Zigzag
Tape Width (mm)		32									18	←
Pich (mm)		12									12.7	←
Contents (pcs)		2000							1500	1500	2000	2000
Pull-out Direction →	T1											
	T2											

Item	PKG	SOP			
		8 pin	18 pin	20 pin	
Reel Diameter (mm)		$\phi$ 300			
Tape Width (mm)		32			
Pitch (mm)		12			
Contents (psc)		2000			
Pull-out Direction →	T1				
	T2				

## TAPING DIMENSIONS









2. Emboss Taping Table

Item \ PKG	EMP		DMP				
	8 pin	14 pin	8 pin	8 pin	14 pin	16 pin	20 pin
Reel Diameter (mm)	$\phi$ 330	←	←	←	←	←	←
Tape Width (mm)	12	16	12	16	←	←	←
Pitch (mm)	8	←	←	12	←	←	←
Contents (pcs)	2000	←	←	←	←	←	←
Pull-out Direction →	TE1	TE1	TE3	TE1	TE1	TE1	TE1
							
	TE2	TE2	TE4	TE2	TE2	TE2	TE2
							

Item \ PKG	SSOP					MTP	SOT-89
	8 pin	14 pin	16 pin	20 pin	24 pin	5 pin	3 pin
Reel Diameter (mm)	$\phi$ 255	←	←	←	$\phi$ 300	$\phi$ 178	←
Tape Width(mm)	12	←	←	←	16	8	12
Pitch (mm)	8	←	←	←	12	4	8
Contents (pcs)	2000	←	←	←	←	3000	1000
Pull-out Direction →	TE1	TE1	TE1	TE1	TE1	TE1	TE1
							
	TE2	TE2	TE2	TE2	TE2	TE2	TE2
							

# TAPING DIMENSIONS

Emboss Taping Table

Item \ PKG	SOP			
	8 pin	18 pin	22 pin	28 pin
Reel Diameter (mm)	330	←	←	←
Tape Width (mm)	12	24	←	←
Pitch (mm)	8	12	←	←
Contents (pcs)	3000	2000	←	←
	TE1	TE1	TE1	TE1
Pull-out Direction →				
	TE2	TE2	TE2	TE2
				



# TAPING DIMENSIONS

## 3. Adhesive Taping Dimensions

### (1) Adhesive Taping Dimensions for DMP/EMP


Unit : mm

Symbol	Size
D <sub>0</sub>	1.0 <sup>+0.1</sup> <sub>0</sub>
E	3.0±0.1
G	4.0
H	8.0
J	6.0
K	26.0±0.1
P <sub>0</sub>	4.0±0.1
P <sub>1</sub>	12.0±0.1
W	32.0±0.3



Unit : mm

Symbol	Size
A	φ300±2
B	φ80±1
D	φ16±0.8
W	34±1
t	2




Pull-out beginning : Empty part 80~100cm+Adhesive Tape 20cm  
Pull-out end: Empty part 80~100cm


## TAPING DIMENSIONS

### (2) Adhesive Taping Dimensions for SOP

Unit : mm	
Symbol	Size
D <sub>0</sub>	1.0±0.1
G	4.0
II	8.0
J	6.0
K	26.0±0.1
P <sub>0</sub>	4.0±0.1
P <sub>1</sub>	12.0±0.1
W	32.0±0.3
W <sub>1</sub>	16.0
W <sub>2</sub>	16.0




T1



T2

Unit : mm	
Symbol	Size
A	φ 300±2
B	φ 80±1
D	φ 16±0.5
W	34±1
t	2





Pull-out beginning : Empty part more than 90cm+Adhesive Tape 20cm  
 Pull-out end: Empty part more than 80cm

# TAPING DIMENSIONS

## (3) Adhesive Taping Dimensions for TO-92


Unit : mm

Symbol	Size
P	$12.7 \pm 0.1$
P <sub>0</sub>	$12.7 \pm 0.3$
P <sub>1</sub>	$3.85 \pm 0.7$
F <sub>1</sub> , F <sub>2</sub>	$2.5^{+0.4}_{-0.1}$
W	$18.0^{+1.0}_{-0.5}$
W <sub>0</sub>	6.0
W <sub>1</sub>	$9.5 \pm 0.5$
W <sub>2</sub>	0.5
H <sub>0</sub>	$16.0 \pm 0.5$
H <sub>1</sub>	24.7MAX
φ D <sub>0</sub>	$\phi 4.0 \pm 0.2$
Δh <sub>1</sub> , Δh <sub>2</sub>	2.0MAX
ΔP	1.0
t <sub>1</sub>	$0.6 \pm 0.3$
t <sub>2</sub>	1.5MAX
A	2.5



Unit : mm


Symbol	Size
A	φ 360
B	φ 89
D	φ 30
W	43.0
t	3.0



Pull-out beginning : Empty part more than 5 devices+Layer paper more than 1000mm  
 Pull-out end: Empty part more than 5 devices+layer paper more than 1000mm



# TAPING DIMENSIONS





T3

# TAPING DIMENSIONS


## 4. Emboss Carrier Taping Dimensions

### (1) Emboss Carrier Taping Dimensions for DMP8

Symbol	DMP8 Size	Unit : mm Remark
A	$7.1 \pm 0.1$	Bottom Size
B	$5.4 \pm 0.1$	Bottom Size
D <sub>0</sub>	$1.55 \pm 0.05$	
D <sub>1</sub>	$2.05 \pm 0.1$	
E	$1.75 \pm 0.1$	
F	$7.5 \pm 0.1$	
P <sub>0</sub>	$4.0 \pm 0.1$	
P <sub>1</sub>	$12.0 \pm 0.1$	
P <sub>2</sub>	$2.0 \pm 0.1$	
T	$0.3 \pm 0.05$	
T <sub>2</sub>	2.3	
W	$16.0 \pm 0.3$	
W <sub>1</sub>	13.5	Thickness 0.1MAX



Symbol	Unit : mm Size
A	$\phi 330 \pm 2$
B	$\phi 80 \pm 1$
C	$\phi 13 \pm 0.5$
D	$\phi 21 \pm 0.8$
E	$2 \pm 0.5$
W	$17.5^{+2.0}_0$
W <sub>1</sub>	2.5MAX





Pull-out beginning : Empty part more than 20 embosses+Cover tape more than one around reel  
 Pull-out end: Empty part more than 20 embosses


# TAPING DIMENSIONS

Emboss Carrier Taping Dimensions for DMP8

Symbol	DMP8 Size	Remark
A	$5.4 \pm 0.1$	Bottom Size
B	$7.3 \pm 0.1$	Bottom Size
D <sub>0</sub>	$1.5^{+0.4}_0$	
D <sub>1</sub>	$1.7 \pm 0.1$	
E	$1.75 \pm 0.1$	
F	$5.5 \pm 0.05$	
P <sub>0</sub>	$4.0 \pm 0.1$	
P <sub>1</sub>	$8.0 \pm 0.1$	
P <sub>2</sub>	$2.0 \pm 0.05$	
T	$0.3 \pm 0.05$	
T <sub>2</sub>	2.4	
W	$12.0 \pm 0.3$	
W <sub>1</sub>	9.5	Thickness 0.1MAX



Symbol	Size
A	$\phi 330 \pm 2$
B	$\phi 80.0 \pm 1$
C	$\phi 13.0 \pm 0.5$
D	$\phi 21.0 \pm 0.8$
E	$2.0 \pm 0.5$
W	$14.0 \pm 1.5$
W <sub>1</sub>	2.5MAX





Pull-out beginning : Empty part more than 20 embosses+Cover tape more than one around reel  
 Pull-out end: Empty part more than 20 embosses


# TAPING DIMENSIONS

## (2) Emboss Carrier Taping Dimensions for DMP14/16/20

Symbol	DMP14/16/20 Size	Unit : mm Remark
A	$7.4 \pm 0.1$	Bottom Size
B	$10.4 \pm 0.1$	Bottom Size
D <sub>0</sub>	$1.5^{+0.1}_0$	
D <sub>1</sub>	$1.7 \pm 0.1$	
E	$1.75 \pm 0.1$	
F	$7.5 \pm 0.1$	
P <sub>0</sub>	$4.0 \pm 0.1$	
P <sub>1</sub>	$12.0 \pm 0.1$	
P <sub>2</sub>	$2.0 \pm 0.1$	
T	$0.3 \pm 0.05$	
T <sub>1</sub>	—	
T <sub>2</sub>	2.3	
W	$16.0 \pm 0.3$	
W <sub>1</sub>	13.5	Thickness 0.1MAX



Symbol	Unit : mm Size
A	$\phi 330 \pm 2$
B	$\phi 80 \pm 1$
C	$\phi 13.0 \pm 0.5$
D	$\phi 21.0 \pm 0.8$
E	$2.0 \pm 0.5$
W	$19.0^{+0.0}_0$
W <sub>1</sub>	2.5MAX





Pull-out beginning : Empty part more than 20 embosses+Cover tape more than one around reel  
 Pull-out end: Empty part more than 20 embosses


# TAPING DIMENSIONS

## (3) Emboss Carrier Taping Dimensions for EMP8/14

Symbol	Unit : mm		Remark
	EMP8	EMP14	
A	6.6±0.1	6.6±0.1	Bottom Size
B	5.4±0.1	9.1±0.1	Bottom Size
D <sub>0</sub>	1.5 <sup>+0.1</sup> <sub>-0</sub>	1.5 <sup>+0.1</sup> <sub>-0</sub>	
D <sub>1</sub>	1.7±0.1	7.1±0.1	
E	1.75±0.1	1.75±0.1	
F	5.5±0.05	7.5±0.05	
P <sub>0</sub>	4.0±0.1	4.0±0.1	
P <sub>1</sub>	8.0±0.1	8.0±0.1	
P <sub>2</sub>	2.0±0.05	2.0±0.1	
T	0.3±0.05	0.3±0.05	
T <sub>2</sub>	2.2	2.2	
W	12.0±0.3	16.0±0.3	
W <sub>1</sub>	9.5	13.5	Thickness 0.1MAX



Symbol	Unit:mm	
	EMP8	EMP14
A	φ 330±2	φ 330 ±2
B	φ 80.0±1.0	φ 80.0±1.0
C	φ 13.0±0.5	φ 13.0±0.5
D	φ 21.0±1.0	φ 21.0±1.0
E	2.0±0.5	2.0±0.5
W	14.0±1.5	19.0 <sup>+2.0</sup> <sub>-0</sub>
W <sub>1</sub>	2.5MAX	2.5MAX





Pull-out beginning : Empty part more than 20 embosses+Cover tape more than one around reel  
 Pull-out end: Empty part more than 20 embosses


# TAPING DIMENSIONS

## (4) Emboss Carrier Taping Dimensions for SOP8/18/22/28

Symbol	SOP8	SOP18	SOP22	SOP28	Unit : mm	Remark
	Size	Size	Size	Size		
A	6.7	8.4	8.4	10.8		
B	5.5	12.0	14.5	19.2		
D	1.55	1.55	1.55	1.55		
D <sub>1</sub>	2.0	2.05	2.05	2.05		
E	1.75	1.75	1.75	1.75		
F	5.5	11.5	11.5	11.5		
P <sub>0</sub>	4.0	4.0	4.0	4.0		
P <sub>1</sub>	8.0	12.0	12.0	12.0		
P <sub>2</sub>	2.0	2.0	2.0	2.0		
T	0.3	0.3	0.3	0.3		
T <sub>2</sub>	2.51	2.86	2.86	3.36		
W	12.0	24.0	24.0	24.0		



Symbol	Unit : mm	
	SOP8	SOP18/22/28
A	$\phi 330 \pm 2$	$\phi 330 \pm 2$
B	$\phi 80 \pm 1$	$\phi 80 \pm 1$
C	$\phi 13 \pm 0.5$	$\phi 13 \pm 0.5$
D	$\phi 21 \pm 0.5$	$\phi 21 \pm 0.5$
E	$2 \pm 0.5$	$2 \pm 0.5$
W	$14 \pm 1.5$	$24.4 \pm 2.0$
t	$2 \pm 0.5$	$2 \pm 0.5$





Pull-out beginning : Empty part more than 500mm+Cover tape more than 400mm  
 Pull-out end: Empty part more than 500mm+Cover tape more than 400mm


# TAPING DIMENSIONS

## (5) Emboss Carrier Taping Dimensions for SSOP8/14/16/20

Symbol	SSOP8	SSOP14/16	SSOP20	Unit : mm
A	6.70±0.1	6.95±0.1	6.70±0.1	Remark
B	3.9±0.1	5.4±0.1	6.9±0.1	Bottom+0.3mm
D <sub>0</sub>	1.55±0.05	1.55±0.05	1.55±0.05	
D <sub>1</sub>	1.55±0.1	1.55±0.1	1.55±0.1	
E	1.75±0.1	1.75±0.1	1.75±0.1	
F	5.5±0.05	5.5±0.05	5.5±0.05	
P <sub>0</sub>	4.0±0.1	4.0±0.1	4.0±0.1	
P <sub>1</sub>	8.0±0.1	8.0±0.1	8.0±0.1	
P <sub>2</sub>	2.0±0.05	2.0±0.05	2.0±0.05	
T	0.3±0.05	0.3±0.05	0.3±0.05	
T <sub>2</sub>	2.2	2.2	2.2	
W	12.0±0.3	12.0±0.3	12.0±0.3	
W <sub>1</sub>	9.5	9.5	9.5	Thickness 0.1 MAX



Symbol	Unit : mm
A	φ 255±1
B	φ 80±1
C	φ 13±0.2
D	φ 24±0.5
E	2±0.5
W	14±1.5
W <sub>1</sub>	2±0.2





Pull-out beginning : Empty part more than 20 embosses+Cover tape more than one around reel

Pull-out end: Empty part more than 20 embosses


## TAPING DIMENSIONS

### (6) Emboss Carrier Taping Dimensions for SSOP24

Unit : mm	
SSOP24	
Symbol	Size
A	8.3
B	10.5
D <sub>0</sub>	1.55
D <sub>1</sub>	2.05
E	1.75
F	7.5
P <sub>0</sub>	4.0
P <sub>1</sub>	12.0
P <sub>2</sub>	2.0
T	0.3
T <sub>2</sub>	2.86
W	16.0



Unit : mm	
Symbol	Size
A	$\phi 330 \pm 2$
B	$\phi 80 \pm 1$
C	$\phi 13 \pm 0.5$
D	$\phi 21 \pm 0.5$
E	$2 \pm 0.5$
W	$16.4 \pm 1.5$
W <sub>1</sub>	$2 \pm 0.2$



Pull-out beginning : Empty part more than 500mm+Cover tape more than 400mm  
 Pull-out end: Empty part more than 500mm




# TAPING DIMENSIONS


## (7) Emboss Carrier Taping Dimensions for MTP5

Unit : mm

Symbol	Size	Remark
A	$3.2 \pm 0.1$	Bottom Size
B	$3.23 \pm 0.1$	Bottom Size
D <sub>0</sub>	$1.5^{+0.1}_{-0}$	
D <sub>1</sub>	1.0	
E	$1.75 \pm 0.1$	
F	$3.5 \pm 0.05$	
P <sub>0</sub>	$4.0 \pm 0.1$	
P <sub>1</sub>	$4.0 \pm 0.1$	
P <sub>2</sub>	$2.0 \pm 0.05$	
T	$0.27 \pm 0.05$	
T <sub>2</sub>	1.55	
W	$8.0 \pm 0.3$	
W <sub>1</sub>	$5.5 \pm 0.05$	Thickness 0.1 MAX




TE1



TE2

Unit : mm

Symbol	Size
A	$\phi 178 \pm 2$
B	$\phi 75 \pm 1$
C	$\phi 13 \pm 0.5$
D	$\phi 21 \pm 0.8$
E	$2 \pm 0.5$
W	7.5
W <sub>1</sub>	2





Pull-out beginning : Empty part more than 20 embosses+Cover tape more than one around reel  
Pull-out end: Empty part more than 20 embosses

# TAPING DIMENSIONS

## (8) Emboss Carrier Taping Dimensions for SOT89


Unit : mm

Symbol	Size	Remark
A	$4.9 \pm 0.1$	Bottom Size
B	$4.5 \pm 0.1$	Bottom Size
D <sub>0</sub>	$1.5^{+0.1}_{-0}$	
E	$1.5 \pm 0.1$	
F	$5.65 \pm 0.05$	
P <sub>0</sub>	$4.0 \pm 0.1$	
P <sub>1</sub>	$8.0 \pm 0.1$	
P <sub>2</sub>	$2.0 \pm 0.05$	
T	$0.3 \pm 0.05$	
T <sub>2</sub>	2.0	
W	$12.0 \pm 0.3$	
W <sub>1</sub>	9.5	Thickness 0.1 MAX



Unit : mm

Symbol	Size
A	$\phi 178 \pm 2$
B	$\phi 80 \pm 1$
C	$\phi 13 \pm 0.5$
D	$\phi 21 \pm 0.8$
E	$2 \pm 0.5$
W	$14 \pm 1.5$
W <sub>1</sub>	$2^{+0.1}_{-0.5}$





Pull-out beginning : Empty part more than 40mm+Cover tape more than 500mm  
Pull-out end: Empty part more than 40mm


### ■ Tray Dimensions

Two types of soft and hard tray are using as a QFP packing, the dimensions are shown in below.

#### (1) Hard Tray Dimensions for QFP44-A1,56-A1



BB Cross Section





AA Cross Section

Unit: mm

Material	Polypropylene (Anti Electnstatic treatment)
Maximum Conents	50pcs

# TRAY DIMENSIONS.

## (2) Soft Tray Dimensions for QFP44-B1



AA Cross Section



Unit:mm

Conductive Resin	Maximum Contents
------------------	------------------

Material	Conductive Vinyl Chloride Resin
Maximum Contents	50pcs

## TRAY DIMENSIONS

### (3) Hard Tray Dimensions for QFP64-B2





Unit:mm

Material	Conductive Resin
Maximum Contents	50pcs




# TRAY DIMENSIONS

(5) Hard Tray Dimensions for QFP64-C1/C2,80-C1/C2,100-C1/C2



BB Cross Section





AA Cross Section

Unit:mm

Material	Polystyrene (Anti Electrostatic treatment)
Maximum Contents	50pcs

# TRAY DIMENSIONS

## (6) Hard Tray Dimensions for QFP64-D1



AA Cross Section

Unit:mm



Material	Polystyrene
Maximum Contents	50pcs

Material	Polystyrene
Maximum Contents	50pcs



# TRAY DIMENSIONS

## (7) Hard Tray Dimensions for QFP64-E1





AA Cross Section

Unit:mm


Material	Polystyrene
Maximum Contents	50pcs

# TRAY DIMENSIONS

## (8) Hard Tray Dimensions for QFP64,80,100-G1



AA Cross Section




BB Cross Section

Unit:mm

Material	Polypropylene (Anti Electnstatic treatment)
Maximum Conents	50pcs

## 6. TCP ( Standard )

## (1) Structure



A-A expansion sketch of cross section

## Note)


- 1) \* Size indicates resin thickness included
- 2) Tape is used with 35mm width wide type
- 3) Tape rolling length is 20m long

## Structural specification

	Name	Material
1	Basefilm	Polyimide
2	Conductive body Plating	Cu. thin film Electroless tin plating
3	Sealing Material	Epoxi type
4	Bump	Gold

## (2) Standard Form of Shipping Out


## ① Tape dimensions



Unit : mm

Symbol	Size	Remark
A	24.8 MAX	Effective area
B	60.0 MAX	Effective area
D	1.981	
F	28.977	
P0	4.75	
P1	61.75MAX	
W	34.975	

## ② Reel dimensions




Unit : mm

Symbol	Size
A	φ 330
B	φ 105
C	φ 25.9
D	4.0 ± 0.2
W	37.0 ± 0.5
t	2.5MAX

\* Material: Styrol  
(Prevention of electrification)


# TCP DIMENSIONS

## ③Taping Specification



## Structural specification

Name	Number of contained	Size	Material
Reel	—	$\phi$ 330x23 <sup>w</sup>	Styrol
Outer Box	1 reel	343x336x50	Cardboard
Package bag	1 reel	440x480x0.08	Sheet for prevention of electrification





---

AUDIO

---

4



NJRC		EQUVALENT PRODUCTS BY OTHER COMPANIES					
FUNCTIONS	Types	N · S	MITSUBISHI	SONY	ROHM	SGS	OTHERS
POWER AMPLIFIER	Single	NJM386D NJM386L NJM386M NJM386BD NJM386BL NJM386BM NJM2070D NJM2070M	LM386N  LM386N4				
	B.T.L.	NJM2113D NJM2113L NJM2113M NJM2113E NJM2113V					MC34119P  MC34119M MC34119D
	Dual	NJM2073D NJM2073M NJM2073S NJM2076D NJM2076M NJM2076S NJM2096D NJM2096M NJM2096S				TDA2822M	
PRE AMPLIFIER		NJM387D NJM387L NJM387M	LM387N				
	for Head Phone Stereo	NJM2067D NJM2067M			BA3404F		
PRE-POWER AMPLIFIER		NJM2128M					
STEREO MODULATOR		NJM2035D NJM2035M					
SIGNAL LEVEL SENSOR		NJM2072D NJM2072M					
ACTIVE BASS EXPANDER		NJM2106M					
RF AMPLIFIER FOR CD PLAYER		NJM2117V	M51593FP	CXA1571N			
DOLBY	N.R.	NJM2063AD NJM2063AM NJM2065AD NJM2065AM NJM2085M				TDA7335	
	SURROUND	NJM2177L NJM2177FB3 NJM2177AL NJM2177AFB3 NJW1102L NJW1102FG1	M69032P				
MONORAL MIC AMPLIFIER		NJM2110M NJM2110V NJM2118M NJM2118V					
AUDIO SWITCH		NJM2520D NJM2520M NJM2520V NJM2520L NJM2521D NJM2521M NJM2521V NJM2521L					



## LOW VOLTAGE AUDIO POWER AMPLIFIER

## ■ GENERAL DESCRIPTION

The NJM386 is a power amplifier designed for use in low voltage consumer applications. The gain is internally set to 20 to keep external part count low, but the addition of an external resistor and capacitor between pins 1 and 8 will increase the gain to any value up to 200.

The inputs are ground reference while the output is automatically biased to one half the supply voltage. The quiescent power drain is only 24 milliwatts when operating from a 6 volt supply, making the NJM386 ideal for battery operation.



## ■ FEATURES

- Operating Voltage (4V ~ 12V)
- Minimum External Components
- Low Operating Current (3mA)
- Voltage Gain (20 ~ 200)
- Single Supply Operation
- Self-centering of Output Offset Voltage
- Package Outline DIP8, SIP8, DMP8
- Bipolar Technology

## ■ APPLICATIONS

- AM-FM radio amplifiers
- Portable tape player amplifiers
- Intercoms
- TV sound systems
- Line drivers
- Ultrasonic drivers
- Small servo drivers
- Power converters


## ■ PIN CONFIGURATION



## PIN CONNECTION

1. GAIN
2. -INPUT
3. +INPUT
4. GND
5. OUTPUT
6. V+
7. BYPASS
8. GAIN

## ■ EQUIVALENT CIRCUIT



## ■ ABSOLUTE MAXIMUM RATINGS

( $t_a=25^\circ\text{C}$ )


PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	$V^+$	15	V
Power Dissipation	$P_D$	(DIP8) 700	mW
		(SIP8) 800	mW
		(DMP8) 300	mW
Input Voltage Range	$V_{IN}$	$\pm 0.4$	V
Operating Temperature Range	$T_{opr}$	$-20 \sim +70$	$^\circ\text{C}$
Storage Temperature Range	$T_{stg}$	$-40 \sim +125$	$^\circ\text{C}$

## ■ ELECTRICAL CHARACTERISTICS


( $T_a=25^\circ\text{C}$ )

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Voltage	$V^+$		4	—	12	V
Operating Current	$I_{CC}$	$V^+=6\text{V}$ , $V_{IN}=0$	—	3	8	mA
Output Power (note 2)	$P_o$	$V^+=6\text{V}$ , $R_L=8\Omega$ , THD=10%	250	325	—	mW
		$V^+=9\text{V}$ , $R_L=16\Omega$ , THD=10%	—	500	—	mW
Voltage Gain	$A_v$	$V^+=6\text{V}$ , $f=1\text{kHz}$	24	26	28	dB
		$10\mu\text{F}$ from Pin 1 to 8	43	46	49	dB
Bandwidth	BW	$V^+=6\text{V}$ , Pins 1 and 8 Open	—	300	—	kHz
Total Harmonic Distortion	THD	$V^+=6\text{V}$ , $R_L=8\Omega$ , $P_{OUT}=125\text{mW}$	—	0.2	—	%
		$f=1\text{kHz}$ , Pins 1 and 8 open	—	—	—	—
Power Supply Rejection Ratio	SVR	$V^+=6\text{V}$ , $f=1\text{kHz}$ , $C_{BYPASS}=10\mu\text{F}$	—	50	—	dB
Input Resistance	$R_{IN}$	$V^+=6\text{V}$ , Pins 2 and 3 Open	—	50	—	$\text{k}\Omega$
Input Bias Current	$I_B$	$V^+=6\text{V}$ , Pins 2 and 3 Open	—	250	—	nA

## ■ TYPICAL APPLICATION



## ■ POWER DISSIPATION VS. AMBIENT TEMPERATURE



## ■ NOTICE WHEN APPLICATION


### • Prevention of Oscillation

It is recommended to insert capacitors at around the supply source and the GND pins with the value of  $0.1\mu F$  and more than  $100\mu F$  which are featuring higher frequency efficiency.

When start of oscillation accordingly to the load condition, it is recommendable to insert the resistor of  $10\Omega$  and the capacitor of  $0.047\mu F$  between the output and the GND pins.

### • How to use the Input Resistor (TYP. $50k\Omega$ )

The input resistors have much deviation in value generally, so that it is recommended not to use them as the constant of the circuit. The countermeasure to be recommended is to apply the resistor of higher in value, which is so higher to be able to ignore the input deviation ( $3k\Omega$  approximately) in parallel application.



## • Maintenance of Output Offset Voltage

By making connection of both input pins with low value resistors (below 10K $\Omega$  approximately) to GND, the output offset voltage is automatically set in the medium range value of the supply source. However, the DC Gain of NJM386 is approximately at 20 times in value, so that when keeping one side input pin open, and the other side to GND on DC condition. The voltage drop caused by input resistor X input bias current, that is, (input resistor X input bias current) X 20 times voltage is to be added to the output offset voltage, and that the medium range output voltage is to be sheared, which in the result, no distortion output oscillation range shall be decreased.

In regard to dealing with the input pin, it is recommendable to put the input pin into the GND at first, and the other side of signal input pin, to be connected into GND with the resistor of less than about 10K $\Omega$  on DC condition

## • Concerning Cross-Over Distortion


NJM386 in application, the cross-over distortion is to be generated in the high band operation.

The countermeasure for that, it is recommendable to have it replaced with NJM386B (But, be careful in prevention of oscillation). And for prevention of the cross-over distortion, it is recommendable to apply NJM2072, NJM2073.

## • The Application Purpose and Recommended Value of the External parts.


EXTERNAL PARTS	APPLICATION PURPOSE	RECOMMENDED VALUE	REMARKS
$R_S$	Current like noise reduction $V_{OQ}$ stabilization	Below 10 K $\Omega$	The noise becomes high when the input pin open.
$C_{IN}$	$V_{OQ}$ stabilization	1 $\mu$ F	It is not required in case when there is no DC offset in the input signal.
$C_{P1}$	$V^+$ stabilization	$\cong C_{CUP}$	It can be decreased in value when the output impedance source is low.
$C_{P2}$	Oscillation prevention	0.1 $\mu$ F	Insert near around the supply source and GND pins.
$C_B$	Ripple rejection to $V_O$ by way of $V^+$	47 $\mu$ F	It is not required when the $V^+$ is stabilized.
$C_O$	Oscillation prevention	0.047 $\mu$ F	To be decided in value according to load condition.
$R_O$	Oscillation prevention	10 $\Omega$	To be decided in value according to load condition.
$C_{CUP}$	Output DC Decoupling	220 $\mu$ F when $R_L = 8\Omega$	Low band cutoff frequency( $f_L$ ) shall be decided by $C_{CUP}R_L$ . When $C_{CUP}$ is less in value, $f_L$ is to be increased.

NJM386 Recommended Circuit



## ■ MUTING CIRCUIT EXAMPLE

- (1) The way how to apply DC voltage to  $-$ INPUT pin.




According to this method, when applying DC voltage,  $V_{mute}$  to  $-$ INPUT PIN, the output voltage  $V_o$  at voltage gain  $A_v$  will be,

$$V_o = V^+ / 2 - V_{mute} * A_v$$


It is the way that the muting shall be proceeded by keeping  $V_o$  saturating at the GND side. Now, the output is saturated, so that there is no leakage of muting. However, when the peak value of signal input is increased higher than about the value of  $1/4 V_{mute}$ , the leakage of muting shall be started.

- (2) The way, how to connect gain. No. 8 PIN to GND



It is the way, originally that the pin which is to be used for adjusting the gain of NLM386, but to have it applied in connecting to GND side, and by doing so, to stop the early stage motion, but keeping on for muting operation. The early stage motion shall be stopped, therefore, the precise muting shall be proceeded with less leakage on operation.

- (3) The way how to proceed casting the BY PASS pin on  $V^+$  side




By this way, the bias circuit within IC, to be stopped and then, further for stopping motion of driver level, and at the output level. However, the input level alone is operating, so that a slight leakage of signal to the output pin through inside resistor to be occurred. The leakage level is to be inverse proportion to load, therefore, it is necessary to check accordingly through the load condition.

(Note) Improper Muting Circuit


Never to apply with the Muting Circuit, because of the fact that, there are cases when the muting does not operate depending on IC to be used.

The way how to connect the BY PASS PIN to GND.




## APPLICATION CIRCUIT EXAMPLE


Amplifier 1




Low Distortion Power Wienbridge Oscillator



Amplifier 2



Square Wave Oscillator



## WIDE RANGE APPLICATION

NJM386 is a small output power amplifier with minimum external parts, and also the gain of which is fixed, yet it can be made changeable in value, too.

### GAIN CONTROL


To make the NJM386 a more versatile amplifier, two pins (1 and 8) are provided the gain control. With pins 1 and 8 open the 1.35kΩ resistor sets the gain at 20 (26dB). If a capacitor is put from pin 1 to 8, bypassing the 1.35kΩ resistor, the gain will go up to 200 (46dB). If a resistor is placed in series with the capacitor, the gain can be set to any value from 20 to 200. Gain control can also be done by capacitively coupling a resistor (or FET) from pin 1 to ground.

Additional external components can be placed in parallel with the internal feedback resistors to tailor the gain and frequency response for individual applications. For example, we can compensate poor speaker bass response by frequency shaping the feedback path. This is done with a series RC from pin 1 to 5 (paralleling the internal 15kΩ resistor). For 6dB effective bass boost:  $R \cong 15k\Omega$ , the lowest value for good stable operation is  $R_{MIN} = 10k\Omega$  if pin 8 is open. If pins 1 and 8 are bypassed then R as low as 2kΩ can be used. This restriction is because the amplifier is only compensated for closed-loop gains greater than 9.

## TYPICAL CHARACTERISTICS


### Operating Current vs. Operating Voltage

( $T_a = 25^\circ\text{C}$ )




### Maximum Output Voltage Swing vs. Operating Voltage

(Standard Application,  $T_a = 25^\circ\text{C}$ )




### Voltage Gain vs. Frequency

( $T_a = 25^\circ\text{C}$ )




### Power Supply Rejection Ratio vs. Frequency

( $V^+ = 6\text{V}$ ,  $A_v = 26\text{dB}$ ,  $T_a = 25^\circ\text{C}$ )




### Total Harmonic Distortion vs. Frequency

( $V^+ = 6\text{V}$ ,  $R_L = 8\Omega$ ,  $P_0 = 125\text{mW}$ ,  $A_v = 26\text{dB}$ ,  $T_a = 25^\circ\text{C}$ )



### Total Harmonic Distortion vs. Output Power


( $V^+ = 6\text{V}$ ,  $R_L = 8\Omega$ ,  $f = 1\text{kHz}$ )






■ TYPICAL CHARACTERISTICS


Power Dissipation vs. Output Power




Power Dissipation vs. Output Power




Power Dissipation vs. Output Power



Power Dissipation vs. Output Power



Frequency Response with Bass Boost






## ■ TYPICAL CHARACTERISTICS


Operating Current vs. Temperature

( $V^+ = 6\text{ V}$ )



Voltage Gain vs. Temperature

( $V^+ = 6\text{ V}$ , 26dB application)



## LOW VOLTAGE AUDIO POWER AMPLIFIER


## ■ GENERAL DESCRIPTION

The NJM386B is wider operating voltage and higher output power version of NJM386. The maximum operating voltage is 18V, and the maximum output power is up to 1W.

## ■ FEATURES

- Operating Voltage (4V~18V)
- Minimum External Components
- Low Operating Current (5mA)
- Voltage Gain (20~200)
- Single Supply Operation
- Self-centering of Output Offset Voltage
- Package Outline DIP8, SIP8, DMP8
- Bipolar Technology


## ■ PACKAGE OUTLINE



NJM386BD



NJM386BM





NJM386BL

## ■ APPLICATIONS

- AM-FM radio amplifiers
- Portable tape player amplifiers
- Intercoms
- TV sound systems
- Line drivers
- Ultra-sonic Drivers
- Small servo drivers
- Power converters

## ■ PIN CONFIGURATION


NJM386BD  
NJM386BM

NJM386BL

## PIN FUNCTION

1. GAIN
2. -INPUT
3. +INPUT
4. GND
5. OUTPUT
6. V<sup>+</sup>
7. BY PASS
8. GAIN

## ■ EQUIVALENT CIRCUIT



## ■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V <sup>+</sup>	22	V
Power Dissipation	P <sub>D</sub>	(DIP-8) 700	mW
		(SIP-8) 800	mW
		(DMP-8) 300	mW
Input Voltage Range	V <sub>IN</sub>	±0.4	V
Operating Temperature Range	T <sub>opr</sub>	-20~+70	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C

## ■ ELECTRICAL CHARACTERISTICS


(Ta=25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Voltage	V <sup>+</sup>		4	—	18	V
Operating Current	I <sub>CC</sub>	V <sup>+</sup> =6V, V <sub>IN</sub> =0	—	5	8	mA
Output Power	P <sub>O</sub>	V <sup>+</sup> =6V, R <sub>L</sub> =8Ω, THD=10%	250	325	—	mW
		V <sup>+</sup> =9V, R <sub>L</sub> =8Ω, THD=10% (note 2)	500	850	—	mW
		V <sup>+</sup> =16V, R <sub>L</sub> =32Ω, THD=10% (note 1)	700	1000	—	mW
Voltage Gain	A <sub>V</sub>	V <sub>S</sub> =6V, f=1kHz	24	26	28	dB
		10μF from Pin 1 to 8	43	46	49	dB
Bandwidth	BW	V <sup>+</sup> =6V, Pins 1 and 8 Open	—	600	—	kHz
Total Harmonic Distortion	THD	V <sup>+</sup> =6V, R <sub>L</sub> =8Ω, P <sub>OUT</sub> =125mV f=1kHz, Pins 1 and 8 Open	—	0.1	—	%
Power supply Rejection Ratio	SVR	V <sup>+</sup> =6V, f=1kHz, C <sub>BYPASS</sub> =10μF Pins 1 and 8 Open	—	50	—	dB
Input Resistance	R <sub>IN</sub>		—	50	—	kΩ
Input Bias Current	I <sub>B</sub>	V <sup>+</sup> =6V, Pins 2 and 3 Open	—	100	—	nA


(note 1) NJM386BM: At on Board

(note 2) NJM386BS: At on Board

## ■ TYPICAL APPLICATION



## ■ POWER DISSIPATION VS. AMBIENT TEMPERATURE



## ■ NOTICE WHEN APPLICATION


### • Prevention of Oscillation

It is recommended to insert capacitors at around the supply source and the GND pins with the value of  $0.1\mu\text{F}$  and more than  $100\mu\text{F}$  which are featuring higher frequency efficiency.

When the speaker load condition, it is recommendable to insert the resistor of  $10\Omega$  and the capacitor of  $0.047\mu\text{F}$  between the output and the GND pins.

### • How to use the Input Resistor (TYP. $50\text{k}\Omega$ )

The input resistors have much deviation in value generally, so that it is recommended not to use them as the constant of the circuit. The countermeasure to be recommended is to apply the resistor of higher in value, which is so higher to be able to ignore the input deviation ( $3\text{k}\Omega$  approximately) in parallel application.



### • Maintenance of Output Offset Voltage


By making connection of both input pins with low value (below  $10\text{k}\Omega$  approximately) to GND, the output offset voltage is automatically set in the medium range value of the supply source. However, the DC Gain of NJM386 is approximately at 20 times in value, so that when keeping one side input pin open, and the other side to GND on DC condition. The voltage drop caused by input resistor  $\times$  input bias current, that is, (input resistor  $\times$  input bias current)  $\times$  20 times voltage is to be sheared, which in the result, no distortion output Oscillation range shall be decreased.

In regard to dealing with the input pin, it is recommendable to put the input pin into the GND at first, and the other side of signal input pin, to be connected into GND with the resistor of less than about  $10\text{k}\Omega$  on DC condition.

• The Application Purpose and Recommended Value of the External Parts.


EXTERNAL PARTS	APPLICATION PURPOSE	RECOMMENDED VALUE	REMARKS
$R_S$	Current like noise reduction $V_{OQ}$ stabilization	Below 10k $\Omega$	The noise becomes high when the input pin open.
$C_{IN}$	$V_{OQ}$ stabilization	1 $\mu$ F	It is not required in case when there is no DC offset in the input signal.
$C_{P1}$	$V^+$ stabilization	$\approx C_{cup}$	It can be decreased in value when the output impedance source is low.
$C_{P2}$	Oscillation prevention	0.1 $\mu$ F	Insert near around the supply source and GND pins.
$C_V$	Ripple rejection to $V_{OQ}$ by way of $V^+$	47 $\mu$ F	It is not required when the $V^+$ is stabilized.
* $C_O$	Oscillation preventon	0.047 $\mu$ F	To be decided in value according to load condition.
* $R_O$	Oscillation prevention	10 $\Omega$	To be decided in value according to load condition.
$C_{CUP}$	Output DC decoupling	470 $\mu$ F when $R_L=4\Omega$ 220 $\mu$ F when $R_L=8\Omega$	Low band cutoff frequency ( $f_L$ ) shall be decided by $C_{CUP} R_L$ . When $C_{CUP}$ is less in value, $f_L$ is to be increased.

NJM386B Recommended Circuit




■ TYPICAL CHARACTERISTICS


Operating Current vs. Temperature




Voltage Gain vs. Temperature




Operating Current vs. Operating Voltage  
( $T_a = 25^\circ\text{C}$ )



Maximum Output Voltage Swing  
vs. Operating Voltage




Total Harmonic Distortion  
vs. Output Power



## TYPICAL CHARACTERISTICS


**Power Dissipation vs. Output Power**

( $R_L = 4\ \Omega$ ,  $T_a = 25^\circ\text{C}$ )




**Power Dissipation vs. Output Power**

( $R_L = 8\ \Omega$ ,  $T_a = 25^\circ\text{C}$ )




**Power Dissipation vs. Output Power**

( $R_L = 16\ \Omega$ ,  $T_a = 25^\circ\text{C}$ )



**Power Dissipation vs. Output Power**

( $R_L = 32\ \Omega$ ,  $T_a = 25^\circ\text{C}$ )



## STEREO MODULATOR


## ■ GENERAL DESCRIPTION

The NJM2035 is an integrated circuit used to generate a stereo composite signal and obtain switching output and 19kHz pilot signal due to two input audio signal and 38kHz X-tal and a few external CR.


The NJM2035 operates at 1.5V battery typically and even at 1.2V obtains separation more than 25dB.

NJM2035 can generate stereo multiplex signal easily by combination battery generator section.

## ■ PACKAGE OUTLINE



NJM2035D




NJM2035M

## ■ FEATURES

- Low Operating Voltage ( $V^+ \geq 1.0V$ )
- Low Operating Current ( $I_{cc} \leq 3.0mA$ )
- High Separation ( $SEP \geq 25dB$ )
- Voltage Gain ( $20 \sim 200$ )
- Separation Adjustable
- Package Outline DIP14, DMP14
- Bipolar Technology

## ■ BLOCK DIAGRAM

NJM2035D  
NJM2035M



## ■ ABSOLUTE MAXIMUM RATINGS


(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V*	3.6	V
Power Dissipation	P <sub>D</sub>	(DIP14) 500 (DMP14) 300	mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C

## ■ ELECTRICAL CHARACTERISTICS


(Ta=25°C, V\*=1.5V)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Current	I <sub>CC</sub>	R <sub>L</sub> = ∞	—	1.8	3.0	mA
Input Impedance	Z <sub>IN</sub>	f=1kHz	—	420	—	Ω
Maximum Input Current	I <sub>IM</sub>		—	4.1	—	μA
Voltage Gain	G <sub>V</sub>	R <sub>S</sub> = 2kΩ, R <sub>L</sub> = 10kΩ	16	20	—	dB
Difference Gain Between Channels	G <sub>VD</sub>	R <sub>S</sub> = 2kΩ, R <sub>L</sub> = 10kΩ	—	—	2.0	dB
Equivalent Input Noise Voltage	V <sub>NI</sub>	R <sub>S</sub> = 2kΩ, R <sub>L</sub> = 10kΩ, A <sub>WEIGHTED</sub>	—	—	2.0	μV <sub>rms</sub>
Maximum Output Voltage Swing	V <sub>OM</sub>	R <sub>S</sub> = 2kΩ, R <sub>L</sub> = 10kΩ	140	200	—	mV <sub>p-p</sub>
Output Impedance	Z <sub>O</sub>	f=1kHz	—	230	—	Ω
Pilot Output Voltage	V <sub>OP</sub>	R <sub>L</sub> = 150kΩ	—	240	—	mV
Pilot Output Impedance	R <sub>OP</sub>		—	3	—	kΩ
Separation	SEP	f=1kHz at Application Circuit	—	40	—	dB
Internal Separation Compensation	S.C		—	-19	—	dB




■ TYPICAL CHARACTERISTICS (\*: BY APPLICATION CIRCUIT)


Operating Current vs. Operating Voltage




Voltage Gain vs. Input Series Resistance




Pilot Output Voltage vs. Operating Voltage




※ Separation vs. Frequency



※ Total Harmonic Distortion vs. Modulation



MPX Maximum Output Voltage Swing vs. Operating Voltage



## ■ APPLICATION CIRCUIT EXAMPLES

The following block diagram shows an FM stereo transmitter using NJM2035. Input a current mode signal, because two inputs of NJM2035 are of a low impedance type. Also, the pre-emphasis can be applied at a time constant of  $C_1$  and  $R_1$  by utilizing this characteristic.

Input series resistance  $R_s$  of low band can be obtained from the maximum input voltage  $V_{IM(P-P)}$  and the maximum input current  $I_{IM}$  of NJM2035.

$$R_s = V_{IM}/2I_{IM} \quad (R_s = R_1 + R_2)$$

However, the circuit for stabilized operation,  $R_2$  must stay between  $2 \sim 12k\Omega$ , and also, in order to get enough pre-emphasis characteristics,  $R_1$  is required to maintain within the range of  $5 \times R_2 \sim 10 \times R_2$ . Transmitting on FM stereo, it is advisable to set the pre-emphasis time  $C_1$ ,  $R_1$  at  $50\mu s$ . When it is large maximum input voltage and could not satisfy  $R_1$ ,  $R_2$  condition, it is important to attenuate the input voltage beforehand, like that of Fig.2 the circuit example. In this case however, special care must be taken for not making the pre-emphasis time control influenced from the attenuator.

In order to get the important compos signals for stereo transmitting, the MPX signal and the pilot signal which were delivered output at each different pins, to be mixed (MIX) and the ratio is decided by the modulation of NJM2035 the maximum output voltage  $V_{OM}$  that means that, it can be decided by how much percent to be set the ratio of the maximum modulation. The maximum modulation takes the essential part to decide the dynamic range and to be set with consideration of modulation sensitivity of FM transmitter, S/N and also with the linearity of receiver. In general, 200% modulation ( $\Delta f = \pm 150MHz$ ) will give the satisfying result.





Fig1

## ■ RECOMMENDED APPLICATION CIRCUIT & EACH WAVEFORM



Recommended Application Circuit & Each Waveform on the other hand, the pilot level is to be modulated 10% with no connection of Max. modulation ratio, so that the following relation can be set.

$$\frac{R_0 + R_3}{R_{OP} + R_4} \times \frac{2\sqrt{2} V_{OP}}{V_{OM}} \approx \frac{10}{200}$$

However, for the stability in operation, it is advisable to control MPX signal loading more than 1.8kΩ, and the pilot signal loading more than 39kΩ.

As in example of Fig.1 Simplified Application Circuit, when making the rectangular wave like output to be the composite signal itself, the separating effect shall be reduced due to influence by harmonic components included in MPX signal, so that it requires to make the adjustment to be able to get ample separation of pilot signal phase by the operation of C<sub>2</sub>, R<sub>4</sub>, time signal. In this procedure, there is defective side of getting slightly difference of the best position of separating effect depending upon the tuner of receiver's side, however, when R<sub>3</sub> = 2kΩ, R<sub>4</sub> = 150kΩ, C<sub>2</sub> = 330pF then the ample separation can be obtained practically.

Special care must be taken that the pilot signal's the third harmonic wave 57kHz will be the cause of dangerous beating.

Fig 2 indicates the example of recommended application circuit of stereo modulator when NJM2035 is used. As explained in the wave form, high quality composite signal can be obtained by only putting a simple filter beforehand. Then the previously mentioned problems can be improved a great deal.

The input is modulated 30% at AUX level (150mV) — changeable of +3dB ~ -∞ by volume control.

VR<sub>1</sub> corresponds to the fluctuation of GV feature of NJM2035, and also for fluctuation of modulation sensitivity of FM modulation circuit which is connected after VR<sub>2</sub>.

VR<sub>3</sub> is to make minimum adjustment of 38kHz sub-carrier leakage, and with this adjustment, it can control until about -50dB in comparing to 100% modulation level.

### ■ The adjustment procedure in the recommended application circuit.

- ① Sub-carrier leakage can be minimized by the adjustment of VR<sub>3</sub>.
- ② The maximum output voltage of pilot can be obtained by the adjustment of L<sub>2</sub>
- ③ VR<sub>2</sub> adjustment of the pilot will help to bring the modulation ratio a little over 10% (Δf = ±7.5kHz)
- ④ The modulation ratio can be increased as much as 30% at VR<sub>1</sub> by putting designed standard input.
- ⑤ By putting only the input for L-channel, and making re-adjustment of L<sub>2</sub>, so that the maximum power of output at L-channel can be obtained at the receiver's side. (19kHz phase adjustment)

Against 100% modulation at the recommended circuit S/N at A curve +15kHz LPF 77dB, and at 15kHz LPF 67dB approximately can be obtained.


## ■ GENERAL DESCRIPTION

The NJM2063A is the dual low-voltage operating DOLBY B-type noise reduction processor IC. The NJM2036A operates as encode or decode mode and is suitable to the headphone stereo and small cassette tape recorder.


## ■ FEATURES

- Operating Voltage (1.8V~6V)
- 16 pins, Dual Circuit
- Minimum External Components
- Good temperature characteristics (4mA)
- Internal NR ON/OFF and Mode SW
- Excellent Signal Handling characteristics
- Package Outline DIP16, DMP16
- Bipolar Technology

## ■ PACKAGE OUTLINE



NJM 2063 AD



NJM 2063 AM

(note) Dolby and the double-D symbol are trademarks of Dolby Laboratories Licensing Corporation, San Francisco, CA94103-4813, USA.  
This device available only to licensees of Dolby Lab. Licensing and application information may be obtained from Dolby Lab.

## ■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V <sup>+</sup>	6.5	V
Power Dissipation	P <sub>D</sub>	(DIP16) 700 (DMP16) 350	mW mW
Operating Temperature Range	T <sub>opr</sub>	-25~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-55~+150	°C


## ■ ELECTRICAL CHARACTERISTICS

(V<sup>+</sup>=3.0V, Dolby Level=100mVrms=0dB, Ta=25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Voltage	V <sup>+</sup>	—	1.8	3.0	6.0	V
Operating Current	I <sub>CC</sub>	NR ON (ENCODE)	—	8.0	15.0	mA
Voltage Gain	Gv23 / Gv15-14	f=1kHz, 0dB	9.0	10.0	11.0	dB
	Gv24 / Gv15-13		9.0	10.0	11.0	dB
Total Harmonic Distortion	THD	f=1kHz, ENCODE	—	0.2	0.6	%
Signal Handling	—	V <sup>+</sup> =1.8V, f=1kHz, THD<1%	12.0	—	—	dB
S/N Ratio	S/N	Rg=5.6kΩ CCIR/ARM FILTER	64.0	72.0	—	dB
		Encode	—	83.0	—	
		Decode	—	74.0	—	
		NR-OFF	—	—	—	
N.R Encode Boost 20 log $\frac{V_{3(14)}(N.R\ ON)}{V_{3(14)}(N.R\ OFF)}$	ENC-1.4k	f=1.4kHz, V <sub>3(14)</sub> (N.R OFF)=-20dB	2.9	4.4	5.9	dB
	ENC-1.4k	f=1.4kHz, V <sub>3(14)</sub> (N.R OFF)=-30dB	6.0	7.5	9.0	dB
	ENC-5k	f=5kHz, V <sub>3(14)</sub> (N.R OFF)=-20dB	1.7	3.2	4.7	dB
	ENC-5k	f=5kHz, V <sub>3(14)</sub> (N.R OFF)=-30dB	6.7	8.2	9.7	dB
	ENC-10k	f=10kHz, V <sub>3(14)</sub> (N.R OFF)=0dB	-1.1	0.4	1.9	dB
	ENC-10k	f=10kHz, V <sub>3(14)</sub> (N.R OFF)=-40dB	9.8	10.4	11.8	dB

## ■ GENERAL DESCRIPTION

## ■ PACKAGE OUTLINE



NJM2065AD

N.JM2065AM

## ■ FEATURES

- [illegible]

- Package Outline DIP20, DMP20
- Bipolar Technology

(note) Dolby and the double-D symbol are trademarks of Dolby Laboratories Licensing Corporation, San Francisco, CA94103-4813, USA.

This device available only to licensees of Dolby Lab.  
Licensing and application information may be  
obtained from Dolby Lab.

## ■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V <sup>+</sup>	6.5	V
Power Dissipation	P <sub>D</sub>	(DIP16) 700 (DMP16) 350	mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C

## ■ ELECTRICAL CHARACTERISTICS

(V<sup>+</sup>=3.0V, (note 1), Ta=25°C)

PARAMETER	SYMBOL	TEST CONDITION				MIN.	TYP.	MAX.	UNIT
		R/P	NR	f(Hz)	OTHTHER CONDITIONS				
Operating Voltage	V <sub>opc</sub>					1.8		6	V
Operating Current	I <sub>cc</sub>	R	OFF		No signal	1.5	3	5	mA
Voltage Gain (REC)	G <sub>VR</sub>	R	OFF	1k		9	10	11	dB
(MON)	G <sub>VM</sub>	R	OFF	1k		9	10	11	dB
Encode Characteristics									
B Type (1)	B-1	R	B	5k	0dB	-1.2	0.3	1.8	dB
B Type (2)	B-2	R	B	1.4k	-15dB	0.8	2.3	3.8	dB
B Type (3)	B-3	R	B	1k	-25dB	4.2	5.7	7.2	dB
B Type (4)	B-4	R	B	5k	-30dB	6.7	8.2	9.7	dB
B Type (5)	B-5	R	B	5k	-40dB	9.8	10.3	11.8	dB
C Type (1)	C-1	R	C	5k	0dB	-4.3	-2.3	-0.3	dB
C Type (2)	C-2	R	C	1k	-20dB	3.9	5.9	7.9	dB
C Type (3)	C-3	R	C	500	-30dB	9.8	11.8	13.8	dB
C Type (4)	C-4	R	C	700	-40dB	14.5	16.5	18.5	dB
C Type (5)	C-5	R	C	5k	-60dB	19.4	20.4	22.4	dB
Decode Characteristics									
B Type	B <sub>d</sub>	P	B	5k	-30dB		-8.2		dB
C Type	C <sub>d</sub>	P	C	1k	-40dB		-16.5		dB
Signal Handling	SH	P	C	1k	THD=1% . V <sup>+</sup> =1.8V	12	13		dB
S/N Ratio(PIN9)									
C Type	SN <sub>c</sub>	R	C		R <sub>g</sub> =5.6kΩ CCIR/ARM	60	62		dB
B Type	SN <sub>B</sub>	R	B				71		dB
NR OFF	SN <sub>o</sub>	R	OFF				78		dB
Total Harmonic Distortion									
NR OFF (REC)	THD1	R	OFF	1k	0dB		0.03	0.2	%
NR OFF (MON)	THD2	P	OFF	1k	0dB		0.03		%
B Type (REC)	THD3	R	B	1k	0dB		0.05		%
B Type (MON)	THD4	P	B	1k	0dB		0.05		%
C Type (REC)	THD5	R	C	1k	0dB		0.09	0.4	%
C Type (MON)	THD6	P	C	1k	0dB		0.08		%
Control Voltage									
REC	V <sub>αR</sub>	}	Voltage between both terminals of 10kΩ register connected to pin 20			0		0.2	V
PLAY	V <sub>αP</sub>					1.6		V <sup>+</sup>	V
NR OFF	V <sub>ctR</sub>	}	Voltage between both terminals of 8.2kΩ register connected to pin 1				open		V
B Type	V <sub>ctB</sub>					1.6		V <sup>+</sup>	V
C Type	V <sub>ctC</sub>					0		0.2	V

(note 1): Definition of 0dB DOLBY LEVEL.

Encode Mode: On NR-OFF condition, put 400 Hz input signal to PIN19, and adjust the voltage of PIN15 to 31.6mV, At this condition the voltage of PIN9 is about 100mV which is 0dB.

Decode Mode: On NR-OFF condition, put 400Hz input signal, to PIN19, and adjust the voltage of PIN15 to 31.6mV. At this condition the voltage of PIN10 is about 100mV which is 0dB.



## 3V AUTO-REVERSE DUAL PRE-AMPLIFIER

## ■ GENERAL DESCRIPTION


NJM2067 is dual pre-amplifier including channel switch which was designed for 3V Auto-reverse Head Phone Stereo.

## ■ PACKAGE OUTLINE


## ■ FEATURES

- Internal Switch of Input Channel
- Package Outline
- Bipolar Technology

DIP16, DMP16




NJM2067D



NJM2067M

## ■ PIN CONFIGURATION

NJM2067D  
NJM2067M

## ■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V*	4.5	V
Power Dissipation	P <sub>D</sub>	(DIP16) 700 (DMP16) 350	mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C


## ■ ELECTRICAL CHARACTERISTICS

(Ta=25°C, V\*=3V, R<sub>L</sub>=10kΩ)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Current	I <sub>CC</sub>	V <sub>IN</sub> =0V	0.9	2.3	4.0	mA
Open Loop Voltage Gain	G <sub>V</sub>	V <sub>O</sub> =-10dBm, f=1kHz	70	80	—	dB
Equivalent Input Noise Voltage	V <sub>NI</sub>	V <sub>IN</sub> =0, R <sub>E</sub> =2.2kΩ	—	1.2	—	μVrms
Maximum Output Voltage	V <sub>OM</sub>	THD=1%, f=1kHz	250	450	—	mVrms
Crosstalk between Channels	CST	Other channels V <sub>O</sub> =-10dBm, f=1kHz	55	65	—	dB
Crosstalk between A and B Channel	CT	Other channels V <sub>O</sub> =-10dBm, f=1kHz	55	65	—	dB
Total harmonic Distortion	THD	V <sub>O</sub> =0.2Vrms, f=1kHz	—	0.08	0.15	%
Input Bias Current	I <sub>B</sub>	V <sub>IN</sub> =0Vrms	—	100	310	nA
Maximum LED Current	I <sub>LED</sub>		—	5	—	mA



# ■ TEST CIRCUIT




PARAMETER	UNIT	ABSOLUTE MAXIMUM RATINGS
Supply Voltage	V	15
Power Dissipation	mW	100
Operating Temperature Range	°C	-55 to +125
Storage Temperature Range	°C	-55 to +125


PARAMETER	UNIT	TEST CONDITIONS	MIN	TYP	MAX
Operating Current	mA	V <sub>IN</sub> = 0V, I <sub>Q</sub> = 0A	0.5	1.5	4.0
Open Loop Voltage Gain	dB	V <sub>IN</sub> = 0.1V, I <sub>Q</sub> = 0A	80	90	100
Common Mode Rejection Ratio	dB	V <sub>IN</sub> = 0.1V, I <sub>Q</sub> = 0A	70	80	90
Differential Mode Rejection Ratio	dB	V <sub>IN</sub> = 0.1V, I <sub>Q</sub> = 0A	70	80	90
Input Impedance	kΩ	V <sub>IN</sub> = 0.1V, I <sub>Q</sub> = 0A	100	200	300
Output Impedance	Ω	V <sub>IN</sub> = 0.1V, I <sub>Q</sub> = 0A	10	20	30
Load Regulation	%	V <sub>IN</sub> = 0.1V, I <sub>Q</sub> = 0A	1	2	3

■ TYPICAL CHARACTERISTICS


**Operating Current  
vs. Operating Voltage**  
( $V_{IN}=0V$ ,  $T_a=25^\circ C$ )




**Bias Voltage  
vs. Operating Voltage**  
( $T_a=25^\circ C$ )




**Bias Voltage  
vs. Ambient Temperature**  
( $V^+=3V$ )




**Open Loop Voltage Gain  
vs. Frequency**  
( $V^+=3V$ ,  $V_o=-10dBm$ ,  $T_a=25^\circ C$ )



**Total Harmonic Distortion  
vs. Output Voltage**  
( $V^+=3V$ ,  $f=1kHz$ ,  $T_a=25^\circ C$ )



**Maximum Output Voltage Swing  
vs. Operating Voltage**  
( $f=1kHz$ ,  $THD=1\%$ ,  $T_a=25^\circ C$ )



## LOW VOLTAGE POWER AMPLIFIER


## ■ GENERAL DESCRIPTION

NJM2070 is a power amplification monolithic IC of wide Operating voltage range. It is applied for audio power amplifier in portable radio and handy cassette player.

## ■ FEATURES


- Operating Voltage (1.8V~15V)
- Low Operating Current 4mA typ :  $V^+=6V$
- Package Outline DIP8, DMP8
- Bipolar Technology

## ■ PIN CONFIGURATION



NJM2070D  
NJM2070M

## ■ PACKAGE OUTLINE



NJM2070D



NJM2070M

## PIN FUNCTION

1. NC
2. +INPUT
3. -INPUT
4. GND
5. GND
6. OUTPUT
7.  $V^+$
8. NC

■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V <sup>+</sup>	15	V
Output Peak Current	I <sub>OP</sub>	1	A
Power Dissipation	P <sub>D</sub>	(DIP8) 700	mW
		(DMP8) 500 (note)	mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C


(note) At on PC board

■ ELECTRICAL CHARACTERISTICS

(V<sup>+</sup>=6V, Ta=25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Voltage	V <sup>+</sup>		1.8	—	15	V
Output Voltage	V <sub>O</sub>		—	2.7	—	V
Operating Current	I <sub>CC</sub>	R <sub>L</sub> =∞	—	4	7	mA
Input Bias Current	I <sub>IB</sub>		—	200	—	nA
Output Power	P <sub>O</sub>	THD=10%, f=1kHz				
		V <sup>+</sup> =6V, R <sub>L</sub> =4Ω	0.5	0.6	—	W
		V <sup>+</sup> =4.5V, R <sub>L</sub> =4Ω	—	0.32	—	W
		V <sup>+</sup> =3V, R <sub>L</sub> =4Ω	—	120	—	mW
		V <sup>+</sup> =2V, R <sub>L</sub> =4Ω	—	30	—	mW
		THD=1%, f=1kHz				
		V <sup>+</sup> =6V, R <sub>L</sub> =4Ω	—	500	—	mW
Total Harmonic Distortion	THD	V <sup>+</sup> =4.5V, R <sub>L</sub> =4Ω	—	250	—	mW
		P <sub>O</sub> =0.4W, R <sub>L</sub> =4Ω, f=1kHz	—	0.25	—	%
		f=1kHz				
Voltage Gain	A <sub>V</sub>		41	44	47	dB
Input Impedance	Z <sub>IN</sub>	f=1kHz	100	—	—	kΩ
Equivalent Input Noise Voltage	V <sub>NI1</sub>	R <sub>S</sub> =10kΩ, A Curve	—	2.5	—	μV
		R <sub>S</sub> =10kΩ, B=22Hz~22kHz	—	3	—	μV
Ripple Rejection	RR	f=100Hz, C <sub>X</sub> =100μF	24	30	—	dB
Cut Off Frequency	f <sub>H</sub>	A <sub>V</sub> =-3dB from f=1kHz	—	200	—	kHz
		R=8Ω, P <sub>O</sub> =250mW				


■ TYPICAL APPLICATION AND TEST CIRCUIT



■ OSCILLATION PREVENTION

Put in series a 1Ω resistor and a 0.22 μF capacitor on parallel to load, if the load is speaker. Recommend putting in parallel between pin 4 and pin 7, 0.1 μF and more than 100 μF capacitors with good high frequency characteristics near to the ground and supply voltage pins on parallel.

## ■ MUTING CIRCUIT




## SIGNAL LEVEL SENSOR SYSTEM

## ■ GENERAL DESCRIPTION

The NJM2072 is a monolithic integrated circuit designed for signal level sensor system. The NJM2070 features low power, low voltage operation, and high input sensitivity and is suited for the signal level sensor system for micro cassette, vox for telecommunications.

## ■ PACKAGE OUTLINE



NJM2072D




NJM2072M

## ■ FEATURES

- Operating Voltage (0.9V~7V)
- Low Operating Current 0.55mA typ.
- High Input Sensitivity -36dB typ.
- Package Outline DIP8, DMP8
- Bipolar Technology


## ■ PIN CONFIGURATION

NJM2072D  
NJM2072M

## PIN FUNCTION

1. INPUT
2. Gain Control
3. Amp. Output
4. GND
5. Capacitor for Recovery time
6. OUT1
7. OUT2
8. V<sup>+</sup>

## ■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V*	8	V
Power Dissipation	P <sub>D</sub>	(DIP8) 500	mW
		(DMP8) 300	mW
Operating Temperature Range	T <sub>opr</sub>	-25~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C
Maximum Input Voltage	V <sub>imax</sub>	V* - 1	V


■ ELECTRICAL CHARACTERISTICS

(Ta=25°C, V\*=3V)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Voltage	V'		0.9	—	7	V
Operating Current	I <sub>cc</sub>	V <sub>IN</sub> =0mVrms, R <sub>L</sub> =∞	0.2	0.55	1.5	mA
Input Sensitivity	V <sub>ins</sub>	f=1kHz	-39	-36	-33	dBV
Attack Time (note 1)	T <sub>alc</sub>	C <sub>R</sub> =10μF, f=1kHz	—	1	25	mSec
Recovery Time (note 2)	T <sub>rec</sub>	C <sub>R</sub> =10μF, f=1kHz	—	2	—	Sec
Output Current at ON(OUT 1)	I <sub>O1 on</sub>	V <sub>in</sub> =30mVrms, V <sub>o</sub> =0.3V	1	3	—	mA
Output Current at ON(OUT 2)	I <sub>O2 on</sub>	V <sub>in</sub> =0mVrms, V <sub>o</sub> =0.3V	1	3	—	mA
Output Current at OFF(OUT1)	I <sub>O1 off</sub>	V <sub>in</sub> =0mVrms, V <sub>o</sub> =8V	—	—	1	μA
Output Current at OFF(OUT2)	I <sub>O2 off</sub>	V <sub>in</sub> =30mVrms, V <sub>o</sub> =8V	—	—	1	μA
Input Resistance	R <sub>in</sub>		16	20	24	kΩ
Charge Current	I <sub>chg</sub>		1.0	2.0	3.0	μA

(note 1) Attack Time: Period from putting input signal of more than minimum input sensitive signal to output level change.


(note 2) Recovery Time: Period from input signal becoming lower than minimum input sensitine signal to output level change.



■ TYPICAL CHARACTERISTICS


Operating Current  
vs. Operating Voltage

( $T_a = 25^\circ\text{C}$ )




Input Sensitivity  
vs. Operating Voltage

( $T_a = 25^\circ\text{C}$ ,  $f = 1\text{kHz}$ )




Output Voltage  
vs. Input Voltage

( $V^+ = 3\text{V}$ ,  $f = 1\text{kHz}$ , 6 Pin,  $T_a = 25^\circ\text{C}$ )




Output Current at ON  
vs. Output Voltage




Input Sensitivity  
vs. Frequency

( $V^+ = 3\text{V}$ )



Input Sensitivity  
vs. Ambient Temperature

( $V^+ = 3\text{V}$ ,  $f = 1\text{kHz}$ )






# **■ TYPICAL CHARACTERISTICS**


**Recovery Time  
vs. Operating Voltage**

( $T_a = 25^\circ\text{C}$ ,  $C_R = 10\mu\text{F}$ )




**Input Sensitivity Recovery Time  
vs. Ambient Temperature**

( $V^+ = 3\text{V}$ ,  $C_R = 10\mu\text{F}$ )




**Recovery Time Characteristics**


( $f = 1\text{kHz}$ )



**Input Sensitivity  
vs. Operating Voltage**

( $f = 1\text{kHz}$ )





$$R_p = (V^+_{MIN} - 0.2) / 0.3 \text{ (k}\Omega\text{)}$$

Resistor  $R_P$  to pin 7 is omissible, if pin 6 only is used. But resistor  $R_P$  to pin 6 should be put when Out 2 only is used.  
 $V_{MIN}$  is minimum supply voltage.



## DUAL LOW VOLTAGE POWER AMPLIFIER

## ■ GENERAL DESCRIPTION


The NJM2073 is a monolithic integrated circuit in 8 lead dual-in-line package, which is designed for dual audio power amplifier in portable radio and handy cassette player.

## ■ FEATURES

- Operating Voltage  $V^+ = 1.8 \sim 15V$
- Low Crossover Distortion
- Low Operating Current
- Bridge or Stereo Configuration
- No Turn-on Noise
- Package Outline
- Bipolar Technology

DIP8, DMP8, SIP9


## ■ PACKAGE OUTLINE



NJM2073 D





NJM2073 M



NJM2073 S

## ■ PIN CONFIGURATION

NJM2073D  
NJM2073M

NJM2073S

■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V*	22	V
Output Peak Current	I <sub>OP</sub>	1	A
Power Dissipation	P <sub>D</sub>	(DIP8) 700	mW
		(SIP9) 700	mW
		(DMP8) 300	mW
Input Voltage Range	V <sub>IN</sub>	±0.4	V
Operating Temperature Range	T <sub>opr</sub>	-20~+70	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C

■ ELECTRICAL CHARACTERISTICS

(1) BTL Configuration (Test Circuit Fig. 1)

(V\*=6V, Ta=25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Voltage	V+		1.8	—	15	V
Operating Current	I <sub>CC</sub>	R <sub>L</sub> =∞	—	6	9	mA
Output Offset Voltage (Between the Outputs)	ΔV <sub>O</sub>	R <sub>L</sub> =8Ω	—	10	50	mV
Input Bias Current	I <sub>B</sub>		—	100	—	nA
Output Power	P <sub>O</sub>	THD=10%, f=1kHz				
		V+=9V, R <sub>L</sub> =16Ω (Note)	—	2.0	—	W
		V+=6V, R <sub>L</sub> =8Ω (Note)	0.9	1.2	—	W
		V+=4.5V, R <sub>L</sub> =8Ω	—	0.6	—	W
		V+=4.5V, R <sub>L</sub> =4Ω (Note)	—	0.8	—	W
		V+=3V, R <sub>L</sub> =4Ω	200	300	—	mW
		V+=2V, R <sub>L</sub> =4Ω	—	80	—	mW
Total Harmonic Distortion	THD	THD=1%, f=40kHz~15kHz				
		V+=6V, R <sub>L</sub> =8Ω	—	1.0	—	W
		V+=4.5V, R <sub>L</sub> =4Ω	—	0.6	—	W
Close Loop Voltage Gain	A <sub>V</sub>	P <sub>O</sub> =0.5W, R <sub>L</sub> =8Ω, f=1kHz	—	0.2	—	%
Input Impedance	Z <sub>IN</sub>	f=1kHz	41	44	47	dB
Equivalent Input Noise Voltage	V <sub>NI1</sub>	R <sub>S</sub> =10kΩ, A Curve	100	—	—	kΩ
	V <sub>NI2</sub>	R <sub>S</sub> =10kΩ, B=22Hz~22kHz	—	2	—	μV
Ripple Rejection	RR	f=100Hz	—	2.5	—	μV
Cutoff Frequency	f <sub>H</sub>	A <sub>V</sub> =-3dB from f=1kHz, R <sub>L</sub> =8Ω, P <sub>O</sub> =1W	—	40	—	dB
			—	130	—	kHz

(Note) At on PC Board

(2) Stereo Configuration (Test Circuit Fig. 2)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Voltage	V <sup>+</sup>		1.8	—	15	V
Output Voltage	V <sub>O</sub>		—	2.7	—	V
Operating Current	I <sub>CC</sub>	R <sub>L</sub> = ∞	—	6	9	mA
Input Bias Current	I <sub>B</sub>		—	100	—	nA
Output Power (Each Channel)	P <sub>O</sub>	THD=10%, f=1kHz				
	P <sub>O</sub>	V <sup>+</sup> =6V, R <sub>L</sub> =4Ω (Note)	0.5	0.65	—	W
	P <sub>O</sub>	V <sup>+</sup> =4.5V, R <sub>L</sub> =4Ω	—	0.32	—	W
	P <sub>O</sub>	V <sup>+</sup> =3V, R <sub>L</sub> =4Ω	—	120	—	mW
	P <sub>O</sub>	V <sup>+</sup> =2V, R <sub>L</sub> =4Ω	—	30	—	mW
	P <sub>O</sub>	THD=1%, f=1kHz				
	P <sub>O</sub>	V <sup>+</sup> =6V, R <sub>L</sub> =4Ω	—	500	—	mW
	P <sub>O</sub>	V <sup>+</sup> =4.5V, R <sub>L</sub> =4Ω	—	250	—	mW
Total Harmonic Distortion	THD	P <sub>O</sub> =0.4W, R <sub>L</sub> =4Ω, f=1kHz	—	0.25	—	%
Voltage Gain	A <sub>V</sub>	f=1kHz	41	44	47	dB
Channel Balance	ΔA <sub>V</sub>		—	—	±1	dB
Input Impedance	Z <sub>IN</sub>	f=1kHz	100	—	—	kΩ
Equivalent Input Noise Voltage	V <sub>NI1</sub>	R <sub>S</sub> =10kΩ, A Curve	—	2.5	—	μV
	V <sub>NI2</sub>	R <sub>S</sub> =10kΩ, B=22Hz~22kHz	—	3	—	μV
Ripple Rejection	RR	f=100Hz, C <sub>X</sub> =100μF	24	30	—	dB
Cutoff Frequency	f <sub>H</sub>	A <sub>V</sub> =-3dB from f=1kHz R <sub>L</sub> =8Ω, P <sub>O</sub> =250mW	—	200	—	kHz

(Note) At on PC Board

## ■ ELECTRICAL CHARACTERISTICS M-Type

(1) BTL Configuration (Test Circuit Fig. 1)

(V<sup>+</sup>=6V, T<sub>a</sub>=25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Voltage	V <sup>+</sup>		1.8	—	15	V
Operating Current	I <sub>CC</sub>	R <sub>L</sub> = ∞	—	6	9	mA
Output Offset Voltage (Between the Outputs)	ΔV <sub>O</sub>	R <sub>L</sub> = 8Ω	—	10	50	mV
Input Bias Current	I <sub>B</sub>		—	100	—	nA
Output Power	P <sub>O</sub>	THD=10%, f=1kHz				
	P <sub>O</sub>	V <sup>+</sup> =6V, R <sub>L</sub> =16Ω (Note)	—	0.8	—	W
	P <sub>O</sub>	V <sup>+</sup> =4V, R <sub>L</sub> =8Ω (Note)	350	460	—	mW
	P <sub>O</sub>	V <sup>+</sup> =3V, R <sub>L</sub> =4Ω (Note)	200	300	—	mW
	P <sub>O</sub>	V <sup>+</sup> =2V, R <sub>L</sub> =4Ω	—	80	—	mW
	P <sub>O</sub>	THD=1%, f=40Hz~15kHz				
	P <sub>O</sub>	V <sup>+</sup> =4V, R <sub>L</sub> =8Ω	—	380	—	mW
Total Harmonic Distortion	THD	V <sup>+</sup> =4V, R <sub>L</sub> =8Ω, P <sub>O</sub> =200mW, f=1kHz	—	0.2	—	%
Close Loop Voltage Gain	A <sub>V</sub>	f=1kHz	41	44	47	dB
Input Impedance	Z <sub>IN</sub>	f=1kHz	100	—	—	kΩ
Equivalent Input Noise Voltage	V <sub>NI1</sub>	R <sub>S</sub> =10kΩ, A Curve	—	2	—	μV
	V <sub>NI2</sub>	R <sub>S</sub> =10kΩ, B=22Hz~22kHz	—	2.5	—	μV
Ripple Rejection	RR	f=100Hz	—	40	—	dB
Cutoff Frequency	f <sub>H</sub>	A <sub>V</sub> =-3dB from f=1kHz. R <sub>L</sub> =16Ω, P <sub>O</sub> =0.5W	—	130	—	kHz

(Note) At on PC Board


(2) Stereo Configuration (Test Circuit Fig. 2)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Voltage	$V^+$		1.8	—	15	V
Output Voltage	$V_O$		—	2.7	—	V
Operating Current	$I_{CC}$	$R_L = \infty$	—	6	9	mA
Input Bias Current	$I_{IH}$		—	100	—	nA
Output Power (Each Channel)	$P_O$	THD=10%, $f=1\text{kHz}$				
	$P_O$	$V^+=6\text{V}$ , $R_L=16\Omega$	—	240	—	mW
	$P_O$	$V^+=5\text{V}$ , $R_L=8\Omega$ (Note)	—	270	—	mW
	$P_O$	$V^+=4\text{V}$ , $R_L=4\Omega$ (Note)	180	250	—	mW
	$P_O$	$V^+=3\text{V}$ , $R_L=4\Omega$	—	120	—	mW
	$P_O$	$V^+=2\text{V}$ , $R_L=4\Omega$	—	30	—	mW
	$P_O$	THD=1%, $f=1\text{kHz}$				
	$P_O$	$V^+=4\text{V}$ , $R_L=4\Omega$	—	180	—	mW
Total Harmonic Distortion	THD	$V^+=4\text{V}$ , $R_L=4\Omega$ , $P_O=150\text{mW}$ , $f=1\text{kHz}$	—	0.25	—	%
Voltage Gain	$A_V$	$f=1\text{kHz}$	41	44	47	dB
Channel Balance	$\Delta A_V$		—	—	$\pm 1$	dB
Input Impedance	$Z_{IN}$	$f=1\text{kHz}$	100	—	—	k $\Omega$
Equivalent Input Noise Voltage	$V_{NI1}$	$R_N=10\text{k}\Omega$ , A Curve	—	2.5	—	$\mu\text{V}$
	$V_{NI2}$	$R_N=10\text{k}\Omega$ , B=22Hz~22kHz	—	3	—	$\mu\text{V}$
Ripple Rejection	RR	$f=100\text{Hz}$ , $C_X=100\mu\text{F}$	24	30	—	dB
Cutoff Frequency	$f_H$	$A_V=-3\text{dB}$ from $f=1\text{kHz}$	—	200	—	kHz
		$R_L=16\Omega$ , $P_O=125\text{mW}$				

(Note) At on PC Board


## ■ TYPICAL APPLICATION & TEST CIRCUIT

Fig.1 BTL Configuration



note: pin No. to D,M-Type  
( ) to S-Type


Fig.2 Stereo Configuration



## ■ PARASITIC OSCILLATION PREVENTING CIRCUIT

Put  $1\Omega + 0.22\mu\text{F}$  on parallel to load, if the load is speaker. Recommend putting  $0.1\mu\text{F}$  and more than  $100\mu\text{F}$  capacitors with good high frequency characteristics in to near ground and supply voltage pins.

In BTL operation of less than 2V supply voltage, parasitic oscillation may be occurred with  $R = 1\Omega$ . And so recommended R to be the same value of pure resistance(r) when it is lower than 3V.



## ■ MUTING CIRCUIT

When Mute ON, OUTPUT level saturates to GND side.

Fig.3 BTL Configuration





Fig.4 Stereo Configuration




## ■ VOLTAGE GAIN REDUCTION APPLICATION EXAMPLE

(1) Outline of way to further Reduction

NJM2073 by taking in assumption, as one of OP-AMP (Gain 44dB, minus input impedance about  $300\Omega$ ), to feedback from output to minus input helps to get reduction of stabilized voltage Gain. Fig.5 indicates the model example.

Here is the point to be noticed that, in order to get the appropriate output Bias Voltage, it is important to keep the minus input floating as DC condition, (inserting  $C_X$ ), and also that when extended too much reduction of Gain might cause Oscillation due to high band phase margin. The reduction of voltage gain is limited at around 26 dB(20 times), and when oscillation, it is necessary to attach the oscillation stopper. Please examine the  $C_X$  value accordingly to the application requirement.

Fig.5 Model of Voltage Gain Reduction




(2) The Application Example of Voltage Gain Reduction.(STEREO)

Fig.6 indicates the application example and Table 1 indicates the recommendable value of parts to be attached externally.

Table 1, Applying purpose and Recommended Value of Externally parts to be attached.

EXTERNAL PARTS	APPLICATION PURPOSE	RECOMMENDED VALUE	REMARKS
$R_g$	Plus input to be grounded by fixed DC	Under about 100k $\Omega$	Catch the noise when much higher.
$R_s$	AV shall be decided with $R_f$	—	The co-temperature of AV becomes higher in case when $R_s$ is higher resistance. The current from output pin to GND becomes higher, in case when $R_s$ is lower resistance. (The current sinks in vain.)
$R_f$	AV shall be decided with $R_s$	About 5k $\Omega$	
$C_x$	Minus input to be grounded by fixed DC	—	Low-band Cut off frequency (fL) is to be decided. The rise time becomes longer in case that $C_x$ is big.
$C_{CUP}$	Output DC Decoupling	When $R_L = 8\Omega$ , More than 220 $\mu$ F	fL shall be decided by $C_{CUP}$ and $Z_L$ .
$C_{P1}$	Stabilization of $V^+$	More than about $C_{cup}$	Inserting near around $V^+$ pin and GND pin.
$C_{P2}$	Prevention of Oscillation	More than 0.1 $\mu$ F	"
r	"	About $R_L$	
C	"	0.22 $\mu$ F	To be examined by about the resisor volume of the speaker load.

Fig.6 STEREO Application Example.






●Application for Voltage Gain Reduction (BTL)

Fig.7 indicates the application example, Table 2 shows recommended value of externally attaching parts.







Table 2 Applying purpose and Recommended Value of External Part

EXTERNAL PARTS	APPLICATION PURPOSE	RECOMMENDED VALUE	REMARKS
$R_g$	DC condition ground of plus input	Below about 10k $\Omega$	Making noise when higher.
$R_s$	AV shall be decided with $R_f$		
$R_f$	AV shall be decided with $R_s$	About 5k $\Omega$	Temperature feature to be increased accordingly as in higher AV value. When lower, to be trended of Oscillation.
$C_1$	Releasing minus input in to DC condition		Setting up low band Cut-off frequency (fL). More higher, the rise time become longer.
$C_2$	Preventing Oscillation	About 0.02 $\mu$ F	The more higher in value, the high band THD, due to phase slipping to be deteriorated. When lower, to be trended of oscillation.
$C_{P1}$	Stability of $V^+$	more than about 100 $\mu$ F	Inserting near around at $V^+$ and the GND pin.
$C_{P2}$	Preventing Oscillation	more than 0.1 $\mu$ F	"
r	"	About $R_L$	To be examined at around pure resistor Value of speaker load.
C	"	0.22 $\mu$ F	

Fig.7 BTL Application




■ TYPICAL CHARACTERISTICS



## TYPICAL CHARACTERISTICS


**Total Harmonic Distortion (BTL)**

( $V^+ = 6V$ ,  $R_L = 8\Omega$ )




**Total Harmonic Distortion (Stereo)**

( $V^+ = 6V$ ,  $R_L = 4\Omega$ )




**Power Dissipation vs. Output Power (BTL)**

( $R_L = 4\Omega$ ,  $f = 1kHz$ ,  $T_a = 25^\circ C$ )




**Power Dissipation vs. Output Power (BTL)**

( $R_L = 8\Omega$ ,  $f = 1kHz$ ,  $T_a = 25^\circ C$ )




**Power Dissipation vs. Output Power (BTL)**

( $R_L = 16\Omega$ ,  $f = 1kHz$ ,  $T_a = 25^\circ C$ )




**Power Dissipation vs. Output Power (BTL)**

( $R_L = 32\Omega$ ,  $f = 1kHz$ )




■ TYPICAL CHARACTERISTICS


Power Dissipation  
vs. Output Power (Stereo)




Power Dissipation  
vs. Output Power (Stereo)



Power Dissipation  
vs. Output Power (Stereo)




Power Dissipation  
vs. Output Power (Stereo)



## ■ TYPICAL CHARACTERISTICS


Operating Current vs. Temperature

( $V^+ = 6\text{ V}$ )




Voltage Gain vs. Temperature

( $V^+ = 6\text{ V}$ )



Channel Separation vs. Frequency

( $V^+ = 6\text{ V}$ ,  $R_S = 50\text{ k}\Omega$ ,  $T_a = 25^\circ\text{C}$ )



## DUAL LOW VOLTAGE POWER AMPLIFIER


## ■ GENERAL DESCRIPTION

The NJM2076 is a dual power amplifier, which operates with 1.0V minimum supply voltage. The NJM2076 is suitable to small radio and head-phone of stereo and single BTL application.

## ■ FEATURES

- BTL operation  $P_o=90\text{mW}$  type.
- Minimum external components
- Headphone stereo Amp. with external transistors
- Low Operation Voltage (1.0V MIN.)
- Low Operating Current (4.7mA TYP.)
- Package Outline DIP8, DMP8, SIP9
- Bipolar Technology


## ■ PACKAGE OUTLINE



NJM2076D




NJM2076M




NJM2076S

## ■ PIN CONFIGURATION

NJM2076D  
NJM2076M

## PIN FUNCTION

1. Inverting Amp. Input (A)
2. Non-Inverting Amp. Input(B)
3.  $V^+$
4. Base(B)
5. (B) Output
6. GND
7. (A) Output
8. Base (A)



NJM2076S

## PIN FUNCTION

1.  $V^+$
2. Base (B)
3. (B) Output
4. Power GND
5. GND
6. (A) Output
7. Base (A)
8. Inverting Amp Input (A)
9. Non-Inverting Amp Input (B)

■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V*	4.5	V
Maximum Input Signal	V <sub>IN</sub>	200	mVrms
Power Dissipation	P <sub>D</sub>	(DIP 8) 500	mW
		(SIP 9) 500	mW
		(DMP 8) 500	mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C

■ ELECTRICAL CHARACTERISTICS

(Ta=25°C, V\*=1.5V)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Current	I <sub>cc</sub>	Input: Open	—	4.7	7.0	mA

(I) Stereo Configuration (Test Circuit 1. R<sub>L</sub>=16Ω)


Voltage Gain	A <sub>v</sub>	V <sub>IN</sub> =10mVrms	26.5	28.0	29.5	dB
Max. Output Power	P <sub>O1</sub>	THD=10%(S-Type)	15	20.0	—	mW
		THD=10%(D, M-Type)	15	17.5	—	mW
Total Harmonic Distortion	P <sub>O2</sub>	THD=10%, V*=1.0V	—	3	—	mW
		P <sub>O</sub> =1mW (126mVrms/16Ω)	—	0.4	0.8	%
Output Noise Voltage	V <sub>NO1</sub>	R <sub>g</sub> =0, A Curve	—	50	150	μV
Ripple Rejection Ratio	RR <sub>1</sub>	R <sub>g</sub> =0, f <sub>R</sub> =1kHz, V <sub>R</sub> =30mVrms	25	35	—	dB
Input Resistance	R <sub>IN</sub>		25	33	43	kΩ
Output Pin Voltage	V <sub>O</sub> (DC)		0.62	0.70	0.77	V

(II) BTL Configuration (Test Circuit 2. R<sub>L</sub>=8Ω)

Max. Output power	P <sub>O3</sub>	THD=10% (S-Type)	75	100	—	mW
		THD=10% (D, M-Type)	75	90	—	mW
	P <sub>O4</sub>	THD=10%, V*=1.0V (S-Type)	—	30	—	mW
		THD=10%, V*=1.0V (D, M-Type)	—	20	—	mW
Total Harmonic Distortion	THD <sub>2</sub>	P <sub>O</sub> =10mW(283mVrms/8Ω)	—	1.5	4.5	%
Output Noise Voltage	V <sub>NO2</sub>	R <sub>g</sub> =0, A Curve	—	85	250	μV
Ripple Rejection Ratio	RR <sub>2</sub>	R <sub>g</sub> =0, f <sub>R</sub> =1kHz, V <sub>R</sub> =30mVrms	20	25	—	dB
Voltage Difference between Two Output Pins	ΔV <sub>O</sub> (DC)		—	—	50	mV


■ TEST CIRCUIT

Test Circuit 1  
Stereo Configuration









2SA1313(O):  $h_{FF} = 115 \sim 125$   
( $I_c = 100mA$ )

Test Circuit 2  
BTL Configuration











# ■ TYPICAL CHARACTERISTICS




■ TYPICAL CHARACTERISTICS




## ■ TYPICAL APPLICATION

### 1. For Stereo Head-Phone



### 2. BTL Amp. for Speaker



■ NOTICE

(1) External PNP Transistor

Maximum output power becomes large with low saturation voltage transistor, and so select transistor of low saturation.

Saturation Voltage: less than 0.1V ( $I_c = 100\text{mA}$ ,  $I_B = 10\text{mA}$ ).  $h_{FE} \geq 120$

(2) External Frequency Compensation

Recommend tantalum capacitor with low  $\tan\delta$  (less than 0.25 at  $f=10\text{kHz}$ ) and  $1\Omega$  resistor. Stable with large capacitor of less high frequency distortion and worse  $\tan\delta$ . For example:  $1\mu\text{F}$ ,  $\tan\delta \leq 0.6$

(3) Layout on PCB

Be careful to get maximum output power and low distortion set.

DIP/DMP: Signal ground has to be close to IC ground pin. Impedance of ground line must be low.

SIP: Two terminals (Power GND, GND) are connected at one point on PCB.

## ■ GENERAL DESCRIPTION


The NJM2085 is a monolithic BiCMOS IC designed for use in the car stereo cassette player system. The audio signal system for cassette player can be realized very easy, as the device includes two channel low noise preamplifiers. Dolby B type noise reduction decoders and an audiomusic sensor.

(note) Dolby and the double-D symbol are trade marks of Dolby Laboratories Licensing Corporation San Francisco, CA94103-4813, USA.

This device available only to licensees of Dolby Lab.

Licensing and application information may be obtained from Dolby Lab.

## ■ PACKAGE OUTLINE



NJM2085M

## ■ FEATURES

- Operating Voltage (8~10.5V)
- The dual preamplifier contains mute, auto-reverse matel/norm, facilities for application of low level signal in applications requiring very low noise performances. Each channel consisits of a 36dB fixed gain amplifier, having switchable input for forward/reverse, allows magnetic heads connection directry to ground and operational amplifier for switching the external equalizing networks.
- The audio music sensor detects the interprogram space and then the starting point of musical program.
- Dolby B Type Noise Reduction Decoders require few external components.
- Package Outline SDMP30
- Bipolar Technology

## ■ FUNCTIONS

- Low noise head preamplifiers
- Mute and auto-reverse functions
- Internal switches for equalization
- 2 channel Dolby B Type Noise Reduction Decoders
- Audio music sensor

## ■ ABSOLUTE MAXIMUM RATINGS AT TA=25°C

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V*	12	V
Total Power Dissipation	P <sub>D</sub>	700	mW
Operating Temperature Range	T <sub>opr</sub>	-40~+85	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C

## ■ ELECTRICAL CHARACTERISTICS

(Ta=25°C, all levels reference to -6dBm/400Hz at DOLBY OUT NR OFF, Unless otherwise specified.)

### □ SUPPLY

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Voltage Range	V <sub>OP</sub>		8	8.5	10.5	V
Operating Current	I <sub>S</sub>		—	18	25	mA
Reference Voltage	V <sub>ref</sub>		4.0	4.3	4.6	V
DC Voltage Pin 14	V <sub>dc</sub>		1.15	1.25	1.35	V
MUTE ON LEVEL	MUTE ON		0	—	1.2	V
MUTE OFF LEVEL	MUTE OFF		2.2	—	V+	V
MUTE	ATT		55	65	—	dB
MUTE Current	IMUTE		—	10	—	μA

### □ PREAMPLIFIER

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Input Resistance	R <sub>i</sub>		30	50	70	kΩ
Input Bias Current	I <sub>i</sub>		—	—	10	μA
Voltage Gain	G <sub>v</sub>	pin4~5 and 26~27 shorted	32.5	35.5	38.5	dB
Voltage Gain Matching	ΔG <sub>v</sub>		-1	—	1	dB
Resistor Metal Position	R <sub>m</sub>		4.35	5.8	7.25	kΩ
Resistor Normal Position	R <sub>n</sub>		—	150	400	kΩ
Total Input Noise	en 1	R <sub>g</sub> =600Ω B=20-20kHz	—	0.8	—	μV
	en 2	R <sub>g</sub> =600Ω, A-Weight	—	0.5	—	—
Forward/Rev. Low Level	FRL	IN 2=ON; IN 1=OFF	0	—	0.8	V
Forward/Rev. High Level	FRH	IN 2=OFF; IN. 1=ON	2	—	V+	V
Metal/Normal Low Level	NML	EQSW=ON	0	—	1.5	V
Metal/Normal High Level	NMH	EQSW=OFF	3.5	—	V+	V
Output Impedance	R <sub>o</sub>		—	1.2	1.7	Ω

### □ AUDIO MUSIC SENSOR

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Low Level Voltage	V <sub>I</sub>		—	—	800	mV
Input Current	I <sub>in</sub>		—	—	1	μA
ON/OFF Low level	AMSL		—	—	0.8	V
ON/OFF High Level	ANSH		2	—	V+	V
Interprogram Threshold Voltage	VTH 1		1.2	1.45	1.7	V
Interspace Threshold Voltage	VTH 2		4.0	4.3	4.6	V
AMS Threshold	AMSVTH 1		1.19	1.39	1.59	V
	AMSVTH 2		0.6	0.8	1.0	V
Switch Pin Current	Vol		—	18	—	μA

☐ DOLBY SECTION

PARAMETER	SYMBOL	TEST CONDITION			MIN.	TYP.	MAX.	UNIT
		NR	f(Hz)	OTHER CONDITIONS				
Voltage Gain	Gv	OFF	1K		-1	0	1	dB
Channel Matching	$\Delta G_v$	OFF	1K		-0.5	—	0.5	dB
Signal Handling	S/H	ON	1K	V <sub>CC</sub> =8V, THD=1%	12	13	—	dB
Decode Cut	B-DEC1	ON	10K	V <sub>out</sub> =0dB	-1.1	0.4	1.9	dB
	B-DEC2	ON	500	V <sub>out</sub> =-25dB	1.4	2.9	4.4	dB
20log $\frac{V_{out} (off)}{V_{out} (on)}$	B-DEC3	ON	2K	V <sub>out</sub> =-25dB	5.5	7.0	8.5	dB
	B-DEC4	ON	5K	V <sub>out</sub> =-25dB	3.9	5.4	6.9	dB
	B-DEC5	ON	10K	V <sub>out</sub> =-40dB	8.9	10.4	11.9	dB
ON/OFF Low Level	NRoff				0	—	0.8	V
ON/OFF High Level	NRon				2.0	—	V+	V

☐ GENERAL


PARAMETER	SYMBOL	TEST CONDITION			MIN.	TYP.	MAX.	UNIT
		NR	f(Hz)	OTHER CONDITIONS				
Total Harmonics Distortion	THD1	OFF	1K	V <sub>O</sub> =0dB	—	0.12	—	%
	THD2	ON	1K	V <sub>O</sub> =0dB	—	0.08	—	%
	THD3	OFF	10K	V <sub>O</sub> =0dB	—	0.18	—	%
	THD4	ON	10K	V <sub>O</sub> =0dB	—	0.2	—	%
Signal to Noise Ratio	S/N1	OFF		R <sub>g</sub> =600 $\Omega$ , V <sub>O</sub> =0dB	—	60	—	dB
	S/N2	ON		CCIR/ARM	—	70	—	dB
Channel Separation	CS1	OFF	1K	R <sub>g</sub> =600 $\Omega$	—	55	—	dB
	CS2	ON	1K	R <sub>g</sub> =600 $\Omega$	—	60	—	dB
Channel Cross Talk	CT1	OFF	1K	R <sub>g</sub> =600 $\Omega$	—	58	—	dB
	CT2	ON	1K	R <sub>g</sub> =600 $\Omega$	—	67	—	dB
Supply Voltage Rejection	SVR1	OFF	1K	R <sub>g</sub> =600 $\Omega$	—	90	—	dB
	SVR2	ON	1K	R <sub>g</sub> =600 $\Omega$	—	95	—	dB

## LOW VOLTAGE DUAL POWER AMPLIFIER


## ■ GENERAL DESCRIPTION

The NJM2096 is a dual power amplifier, which operates with 1.0V minimum supply voltage. The NJM2096 is suitable to small radio and head-phone stereo. The NJM2096 is resemble to the NJM2076, but two amplifiers are the same.

## ■ PACKAGE OUTLINE



NJM 2096 D



NJM 2096 S



NJM 2096 M


## ■ FEATURES

- Low Operating Voltage (1.0V min)
- Minimum external components
- Low Operating Current
- Package Outline DIP8, DMP8, SIP9
- Bipolar Technology

## ■ APPLICATION


- Head-phone Stereo, Portable Radio, Portable TV, Hand-carry Tele-communication Set.

## ■ PIN CONFIGURATION

NJM2096D  
NJM2096M

## PIN FUNCTION

1. Non-Inverting Amp. Input (A)
2. Non-Inverting Amp. Input (B)
3. V<sup>+</sup>
4. Base (B)
5. (B) Output
6. GND
7. (A) Output
8. Base (A)



NJM2096S

## PIN FUNCTION

1. V<sup>+</sup>
2. Base (B)
3. (B) Output
4. Power GND
5. GND
6. (A) Output
7. Base (A)
8. Non-Inverting Amp. Input (A)
9. Non-Inverting Amp. Input (B)



## ■ ABSOLUTE MAXIMUM RATINGS

( $T_a=25^\circ\text{C}$ )


PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	$V^+$	4.5	V
Power Dissipation	$P_D$	(DIP8) 500	mW
		(SIP9) 500	mW
		(DMP8) 300	mW
Maximum Input Signal	$V_{IN}$	200	mVrms
Operating Temperature Range	$T_{opr}$	$-20 \sim +75$	$^\circ\text{C}$
Storage Temperature Range	$T_{stg}$	$-40 \sim +125$	$^\circ\text{C}$

## ■ ELECTRICAL CHARACTERISTICS







( $T_a=25^\circ\text{C}$ ,  $V^+=1.5\text{V}$ ,  $R_L=16\Omega$ )

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Current	$I_{cc}$	$V_{IN}=\text{Open}$	—	4.7	7	mA
Maximum Output Power	$P_{OI}$	THD=10% D&S	15	20	—	mW
		M	15	17.5	—	mW
Max. Output Power at Low Supply Voltage	$P_O$	THD=10%, $V^+=1.0\text{V}$	—	3	—	mW
Voltage Gain	$A_v$	$V_{IN}=10\text{mVrms}$	26.5	28	29.5	dB
Total Harmonic Distortion	THD	$P_O=1\text{mW}$	—	0.4	0.8	%
Ripple Rejection Ratio	RR	$R_g=0\Omega$ , $V_r=30\text{mVrms}$ , $F_r=1\text{kHz}$	25	35	—	dB
Input Resistance	$R_{IN}$		25	33	43	$k\Omega$
Output Noise Voltage	$V_{NO}$	$R_g=0\Omega$ , A Curve	—	40	150	$\mu\text{V}$
Output Pin Voltage	$V_O$ (DC)		0.62	0.70	0.77	V
Voltage Difference between Two Output Pins	$\Delta V_O$ (DC)		—	—	50	mV



## ■ TEST CIRCUIT



■ TYPICAL CHARACTERISTICS




## TYPICAL CHARACTERISTICS



# ■ TYPICAL APPLICATION

Stereo Head-Phone



## ■ NOTICE

### (1) External PNP Transistor

Maximum output power becomes large with low saturation voltage transistor, and so select transistor of low saturation voltage.

h<sub>FE</sub>: 120

### (2) External Frequency Compensation

Recommend tantalum capacitor with low tan δ (less than 0.25 at f=10kHz) and 2Ω resistor. Stable with large capacitor of less high frequency distortion and worse tanδ. For example: 1μF. tanδ≤0.6

### (3) Layout on PCB

Be careful to get maximum output power and low distortion set.

DIP/DMP: Signal ground has to be close to IC ground pin. Impedance of ground line must be low.

SIP: Two terminals (Power GND, GND) are connected at one point on PCB.


## ■ GENERAL DESCRIPTION

NJM2106 is the active bass expander to be specifically used in the headphone type stereo operating at 1.5V power supply (standard). The low sound band less than 100Hz is boosted by 20 dB maximum at medium level input and at low level input, the clear feeling of listening sound, the high sound band is amplified by approx. 5dB fixed gain. These performances enable to improve dynamic range in music playback by the compact headphone stereo, the bass expansion of which is not good enough.

Thus the IC enables to get powerful and clear feeling of listening sound.

The electronic switch simply enables switching on and off of the boost, circuit, and the mute circuit.

## ■ PACKAGE OUTLINE




NJM2106M

## ■ FEATURES

- Operating Voltage (0.9~2.5V)
- Boost Value: 20dB max. (variable at and less than 100Hz)  
50dB (fixed at and over 10Hz)
- Boost value in low sound band adjustable by the external resistor
- Internal mute circuit with a low click switching sound
- On & Off boost and mute circuits by electronic switch
- Low power dissipation
- Minimum external components
- Low Operating Current
- Package Outline
- Bipolar Technology

DMP16

## ■ PIN CONFIGURATION




NJM2106M

### PIN FUNCTION

- |                               |                                |
|-------------------------------|--------------------------------|
| 1. Signal Input (B)           | 9. Supply Voltage              |
| 2. High Band Signal Input (B) | 10. Reference Voltage          |
| 3. Signal Output (B)          | 11. Mute Control               |
| 4. HPF                        | 12. DET                        |
| 5. Boost Control              | 13. LPF                        |
| 6. WGTF                       | 14. Signal Output (A)          |
| 7. Boost Signal Output        | 15. High Band Signal Input (A) |
| 8. GND                        | 16. Signal Input (A)           |

■ BLOCK DIAGRAM



## ■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V*	5	V
Power Dissipation	P <sub>D</sub>	300	mW
Operating Temperature Range	T <sub>opr</sub>	-20~+70	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C

## ■ ELECTRICAL CHARACTERISTICS

(V\*=1.1V, R<sub>L</sub>=3kΩ, Ta=25°C)

PARAMETER	SYMBOL	TEST CONDITION				MIN.	TYP.	MAX.	UNIT
		BOOST	MUTE	f (Hz)	V <sub>IN</sub> (dBm)				
Operating Current 1	I <sub>CC1</sub>	ON	OFF	1k	-10	—	2.1	3.5	mA
Operating Current 2(Note 1)	I <sub>CC2</sub>	OFF	OFF	1k	-10	—	1.7	3.0	mA
Operating Current 3 (Note 1)	I <sub>CC3</sub>	ON	ON	1k	-10	—	1.8	3.5	mA
Reference Voltage (Note 1)	V <sub>REF</sub>	ON	OFF	1k	-10	0.66	0.71	0.76	V
Voltage Gain 1	G <sub>V1</sub>	ON	OFF	1k	-30	-1.0	0.0	1.0	dB
Voltage Gain 2	G <sub>V2</sub>	OFF	OFF	1k	-30	-1.0	0.0	1.0	dB
Boost Value 1	BST1	ON	OFF	50	-60	0.0	2.6	10.0	dB
Boost Value 2	BST2	ON	OFF	50	-45	15.0	18.0	21.0	dB
Boost Value 3	BST3	ON	OFF	50	-20	1.3	3.3	5.3	dB
Boost Value 4	BST4	ON	OFF	10k	-20	2.5	4.5	6.5	dB
Total Harmonic Distortion 1 (Note 1)	THD1	ON	OFF	1k	-18	—	0.1	0.6	%
Total Harmonic Distortion 2	THD2	OFF	OFF	1k	-18	—	0.1	0.6	%
Ripple Rejection Ratio	RR	ON	OFF	Ripple (400Hz, -40dBm) is applied on V*		40.0	43.5	—	dB
Output Noise Voltage (Note 1)	V <sub>NO</sub>	OFF	OFF	20-20kHz BPF, R <sub>C</sub> =600Ω		—	2.7	4.0	μV
Mute Attenuation 1	MAT1	ON	ON	50	-20	43.0	50.0	—	dB
Mute Attenuation 2 (Note 1)	MAT2	OFF	ON	50	-20	43.0	59.0	—	dB
Boost Qn Sensitivity (Note 2)	V <sub>BON</sub>	ON	OFF	50	-45	Open		—	—
Boost Off Sensitivity Voltage (Note 3)	V <sub>BOFF</sub>	ON	OFF	50	-45	0.0	—	0.2	V
Boost Off Sensitivity Current	I <sub>BOFF</sub>	ON	OFF	50	-45	—	12.0	30.0	μA
Mute On Sensitivity Voltage (Note 4)	V <sub>MON</sub>	ON	ON	50	-20	0.0	—	0.2	V
Mute On Sensitivity Current	I <sub>MON</sub>	ON	ON	50	-20	—	12.0	30.0	μA
Mute Off Sensitivity (Note 5)	V <sub>MOFF</sub>	ON	ON	50	-20	Open		—	—
Crosstalk (Note 1)	CT	ON	OFF	1k	-20	—	-27.0	-22.0	dB

(Note 1): These parameters are guaranteed by design. The testing during the productions are not to be conducted.


(Note 2): Recommendable (5) pin to be left open, under Boost on state.

(Note 3): Recommendable (5) pin on GND under Boost off state. In case of applying voltage, recommendable to be conducted within the range of the standard value.

(Note 4): Recommendable (11) pin on GND under Mute on state. In case of applying voltage, to be conducted within the range of the standard value.

(Note 5): Recommendable (11) pin to be left open under Mute Off state. At this time, when operating IC with the current running, there might be cases of making oscillations.

■ TEST CIRCUIT





# ■ TERMINAL DESCRIPTION

PIN NO.	PIN SYMBOL	FUNCTION	PIN VOLTAGE (STANDARD)	INSIDE EQUIVALENT CIRCUIT
1 2 13 15 16	IN (B) HPIN (B) LPF HPIN (A) IN (A)	Signal Input (B) High Level Sound Signal Input (B) Externally attached R.C. Pin number at LPF High Level Sound Signal Input (A) Signal Input (A)	0.71 V 0.71 V 0.71 V 0.71 V 0.71 V	
3 14	OUT (B) OUT (A)	Signal Output (B) Signal Output (A)	0.71 V 0.71 V	
4	HPF	Externally attached R.C. pin number at HPF. Adjustment of Boost Value.	0.71 V	
5	BOOST	On/Off Switch of Boost Circuit. Open: On GND: Off	ON State 0.75 V	

■ TERMINAL DESCRIPTION

PIN NO.	PIN SYMBOL	FUNCTION	PIN VOLTAGE (STANDARD)	INSIDE EQUIVALENT CIRCUIT
6	WGTF	Externally attached R.C. Pin number of weighting filter Amp.	0.71 V 0.71 V	
7	WGTOUT	Boost Signal Output		
10	V <sub>REF</sub>	Reference Voltage	0.71 V	
11	MUTE	On/Off Switch of Mute Circuit Open: Off GND: On	Off State 0.65 V	
12	DET	Control Voltage Output Pin		

## ■ PRINCIPLE OF OPERATION

NJM2106 consists of the circuit of high sound band amplifier, low sound band amplifier, the circuit to add amplified signals on the main signal, and the mute which shuts off the signal.

Higher sound band element: It is supplied to 2 and 15 pins after passing through external R & C. This signal plus main signal input in 1 and 16 pins is output from 3 and 14 pins.

Low sound band element: It is extracted by bandpass filter consisted of internal resistors in 1 & 16 pins, external capacitor in 13 pin and Gm1 upon input in 1 and 16 pins. This signal goes through Gm4 after amplified in narrower bandwidth at Gm3, and output at 3 and 14 pins after added by the addition circuit of the main signal. The above circuits operate as the bigger signal, the larger amplification. Gm3 has one more output. The output signal rectified by all-wave rectifying circuit becomes controlled voltage by being balanced by external 12 pin capacitor. The controlled voltage controls the gain at Gm4 and Gm2 operates as limiter circuit to avoid saturation as the input signal becomes larger than some certain level. When the boost is off, the input signals at 1 & 16 pins output as they are by the gain 1 amplifier. When the mute is on, the signal is shut off by output circuit input connected to  $V_{REF}$ .

## ■ APPLICATION NOTE

### 1. Power supply

The NJM2106 is a single power supply IC operated at the voltages from 0.9V to 2.5V. The standard voltage generated at 10 pin is fixed at about 0.71V considering the low voltage operation. As such head room is not expandable even though the supply voltage is increased. Accordingly, the IC is suitable for single supply voltage operation by one dry cell battery and at 3V setting, the signal level is required to be lowered.

### 2. Operation mode control

The NJM2106 functions are controlled by internal electronic switch. the switch of the operation modes is designed to be controlled by either connecting or opening on & off of the boost and mute at 2 terminals. So, the use of mechanical switch is recommended. the following precaution should be taken in case of using NPN transistor to control.

(1) The voltage should be loaded at 5 & 11 pins lower than 0.2V on 9 &  $v^+$  and higher than 0.4V on 8 pin(GND).

(2) As 11 pin, mute control, is not digitally controlled, in case of switch on for mute, the voltage should be less than 0.2V, and in case of off, it should be open as much as possible. In case that it cannot be opened at switch off, the current coming into 11 pin should be less than 2uA. In this case outputs at 3 and 14 pins sometime oscillate, so stop it by putting the capacitor (1000 through 5000 pF) between 3/14 pins and ground. When the mute is on, 3 & 14 pins are in not signal position and generates the same voltage (approx. 0.71V) of that of  $V_{REF}$ .

### 3. Control of boost volume in high sound band

The boost is obtained by adding the high sound band element taken out by HPF at A and B channels to the main signal.

The signal in high sound band is boosted by the following equations.


$$\text{Gain: } GH = R_7 \cdot \{1/R_8 + 1/(R_9 + 1/j\omega C_5)\}$$

$$\text{Cutoff Frequency: } f_{HH} = 1/(2\pi R_9 \cdot C_5)$$

In one of the application cases shown at right,

$$f_{HH} = 11.7\text{kHz}$$

Gain at 20kHz is around 6 dB.



#### 4. Control of boost volume in low sound band

The boost is controlled by bandpass filter by LPF/HPF which takes out low sound band of IN(A) and IN(B), by gain control circuit and the circuit generating the control signal and by headroom control circuit. As the band and gain of the above filter are set up by the external C & R, low sound amplification effect is adjusted by external constant.

The followings are referenced to when adjusting.

- (1) LPF cutoff frequency to be set up by R1, internal resistor and C1, external capacitor.

$$\text{Cutoff frequency: } F_{L1} = 1 / (2\pi R_1 / 2 \cdot C_1)$$

- (2) HPF cutoff frequency and gain to be set up by:

Internal resistor, R2 & R3, and external resistor, R4, and external capacitor, C2.

$$\text{Gain: } G = 1 + R_2 / (R_3 + R_4 + 1/j\omega C_2)$$

$$\text{Cutoff Frequency: } f_{H1} = 1 / \{ 2\pi \cdot (R_3 + R_4) \cdot C_2 \}$$




- (3) Cutoff frequency and gain of the amplifier with weighting function

They are set up by internal resistor, R5, external resistor, R6 and external capacitor, C3 as shown in the following equations.

$$\text{Gain: } G = 1 + j\omega C_3 \cdot R_5 / (1 + j\omega C_3 \cdot R_6) / (1 + j\omega C_4 \cdot R_5)$$

$$\text{Cutoff Frequency: } F_{L2} = 1 / (2\pi \cdot R_6 \cdot C_3)$$


$$F_{H2} = 1 / (2\pi \cdot R_5 \cdot C_4)$$



## ■ TYPICAL CHARACTERISTICS


**Operating Current, Reference Voltage  
vs. Operating Voltage**

( $V_{IN} = -18\text{dBm}/1\text{kHz}$ ,  $R_L = 3\text{k}\Omega$ ,  $T_a = 25^\circ\text{C}$ )




**Output Amplitude vs. Operating Voltage**

( $V_{IN} = -40\text{dBm}/50\text{Hz}$ ,  $R_L = 3\text{k}\Omega$ ,  $T_a = 25^\circ\text{C}$ )




**Output Amplitude vs. Input Amplitude**

( Boost OFF,  $V^+ = 1.1\text{V}$ ,  $f = 1\text{kHz}$ ,  $R_L = 3\text{k}\Omega$ ,  $T_a = 25^\circ\text{C}$ )




**Output Amplitude vs. Input Amplitude**

( Boost ON,  $V^+ = 1.1\text{V}$ ,  $R_L = 3\text{k}\Omega$ ,  $T_a = 25^\circ\text{C}$ )




**Output Distortion vs. Input Amplitude**

( Boost OFF,  $V^+ = 1.1\text{V}$ ,  $R_L = 3\text{k}\Omega$ ,  $T_a = 25^\circ\text{C}$ )



**Output Distortion vs. Input Amplitude**


( Boost ON,  $V^+ = 1.1\text{V}$ ,  $R_L = 3\text{k}\Omega$ ,  $T_a = 25^\circ\text{C}$ )



■ TYPICAL CHARACTERISTICS


Output Amplitude vs. Frequency

( Boost OFF,  $V_{IN} = -40\text{dBm}$ ,  $V^+ = 1.1\text{V}$ ,  $R_L = 3\text{k}\Omega$ ,  $T_a = 25^\circ\text{C}$  )




Output Amplitude vs. Frequency

( Boost ON,  $V_{IN} = -40\text{dBm}$ ,  $V^+ = 1.1\text{V}$ ,  $R_L = 3\text{k}\Omega$ ,  $T_a = 25^\circ\text{C}$  )




Crosstalk vs. Frequency

( Boost ON,  $V_{OUT} = -20\text{dBm}$ ,  $V^+ = 1.1\text{V}$ ,  $R_L = 3\text{k}\Omega$ ,  $T_a = 25^\circ\text{C}$  )




## TYPICAL CHARACTERISTICS


### Ripple Rejection Ratio vs. Operating Voltage




### Mute Attenuation vs. Operating Voltage



### Output Amplitude, Distortion vs. Load Resistor



■ APPLICATION CIRCUIT





## ■ GENERAL DESCRIPTION

NJM2110 is a monaural microphone amplifier for video camera. It can operate from 2.7V.

The performance is low Operating current and small package, therefore it is easy to design the downsizing and low consumption.


## ■ FEATURES

- Operating Voltage 2.7V ~ 5.3V
- Low Operating Current ( $V^+ = 5V: 3.5mA$  Typ.)  
( $V^+ = 3.3V: 1.1mA$  Typ.)
- Short Circuit Protection for External MIC.
- Package Outline DMP8, SSOP8
- Bipolar Technology


## ■ APPLICATION

- Video Camera

## ■ PIN CONFIGURATION



## ■ BLOCK DIAGRAM



# ■ ABSOLUTE MAXIMUM RATINGS


PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V <sup>+</sup>	7.0	V
Power Dissipation	P <sub>D</sub>	(SSOP8) 250	mW
		(DMP8) 300	mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C

# ■ ELECTRICAL CHARACTERISTICS

(V<sup>+</sup>=5V, T<sub>a</sub>=25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Current 1	I <sub>cc 1</sub>		—	3.5	4.5	mA
Operating Current 2	I <sub>cc 2</sub>	V <sup>+</sup> = 3.3V	—	1.1	2.0	mA
Transfer Gain	G <sub>v</sub>	f = 1kHz	27	28	29	dB
Total Harmonic Distortion	THD	f = 1kHz, V <sub>o</sub> = 300mV <sub>rms</sub> , R <sub>L</sub> = 10kΩ	—	0.05	0.2	%
Maximum Output Voltage	V <sub>om</sub>	f = 1kHz, V <sup>+</sup> = 2.7V, THD = 1%, R <sub>L</sub> = 10kΩ	2.0	2.5	—	V <sub>P-P</sub>
Output Noise Voltage	V <sub>no</sub>	R <sub>g</sub> = 1kΩ, C = 0.1μF, A-Weight	—	30	42	μV <sub>rms</sub>
Input Resistance Gain	Z <sub>in</sub>	f = 1kHz	—	110	—	kΩ
Output Resistance	Z <sub>o</sub>	f = 1kHz	—	10	—	Ω
MIC Output Supply Voltage 1	MIC <sub>O 1</sub>		2.0	2.35	2.7	V
MIC Output Supply Voltage 2	MIC <sub>O 2</sub>	V <sup>+</sup> = 2.7V	2.0	2.25	2.5	V
External Output Supply Voltage	EXT <sub>out</sub>	I <sub>o</sub> = 25mA	4.0	—	—	V
Output Short Circuit Current	I <sub>os</sub>	EXT <sub>O</sub> = 0V	—	—	30	mA

# ■ TEST CIRCUIT



※SW2: Output Noise Voltage TEST


## LOW VOLTAGE AUDIO POWER AMPLIFIER

## ■ GENERAL DESCRIPTION

The NJM2113 is an audio power amplifier designed for telephone applications, such as in speakerphones.

Coupling capacitors to the speaker are not required, as it has differential speaker outputs. The closed loop gain is set with two external resistors. A CD pin permits powering down with muting the input signal.


## ■ PACKAGE OUTLINE



NJM2113D



NJM2113M



NJM2113L



NJM2113V


## ■ FEATURES

- Wide Operating Voltage (2~16V)
- Low Operating Current (2.7mA Typ.)
- CD Input to Power Down the IC with Mute
- Low Power-Down Operating Current (72  $\mu$ A Typ.)
- Output Power Exceeds 250mW ( $V^+=6V$ ,  $R_L=32\Omega$ )
- Gain Adjustable ( $G_{VD}=0\sim 43dB$ , Voice Band)
- Package Outline DMP8, DMP8, SIP8, SSOP8
- Bipolar Technology


## ■ RECOMMENDED OPERATING CONDITIONS

- |                       |          |                         |
|-----------------------|----------|-------------------------|
| • Load Impedance      | $R_L$    | 8~200 $\Omega$          |
| • Differential Gain   | $G_{VD}$ | 0~43dB (5kHz bandwidth) |
| • Input Voltage at CD | $V_{CD}$ | 0~ $V^+$ Vdc            |

## ■ PIN CONFIGURATION



NJM2113D  
NJM2113M  
NJM2113V




NJM2113L

## Pin Function

1. CD
2.  $V_{REF}$
3.  $+V_{IN}$
4.  $-V_{IN}$
5.  $V_{OUT1}$
6.  $V^+$
7. GND
8.  $V_{OUT2}$

## ■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V*	+18	V
Output Peak Current	I <sub>OP</sub>	±250	mA
Input Voltage Range	V <sub>IN</sub>	(1~4pin) -0.3 to V*+0.3 (5,8pin) -0.3 to V*+0.3(when Power-Down)	V V
Power Dissipation	P <sub>D</sub>	(DIP8) 500 (SIP8) 800 (DMP8) 500 (note 1) (SSOP8) 360 (note 1)	mW mW mW mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C

(note 1) At on PC board

■ ELECTRICAL CHARACTERISTICS


(V\*=6V, Ta=25°C, unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Current (no signal)	I <sub>cc1</sub>	V*=3V, R <sub>L</sub> =∞, I <sub>pin</sub> =0.8V	—	2.7	4.0	mA
	I <sub>cc2</sub>	V*=16V, R <sub>L</sub> =∞, I <sub>pin</sub> =0.8V	—	3.4	5.0	mA
	I <sub>ccD</sub>	V*=3V, R <sub>L</sub> =∞, I <sub>pin</sub> =2V	—	72	100	μA
Open Loop Gain	A <sub>v1</sub>	Amplifier#A, f<100Hz	77	83	—	dB
Closed Loop Gain	A <sub>v2</sub>	Amplifier#B, f=1kHz, R <sub>L</sub> =32Ω	-0.35	0	+0.35	dB
Output Power (note2)	P <sub>O1</sub>	V*=3V, R <sub>L</sub> =16Ω, THD≤10%	55	—	—	mW
	P <sub>O2</sub>	V*=6V, R <sub>L</sub> =32Ω, THD≤10%	250	—	—	mW
	P <sub>O3</sub>	V*=12V, R <sub>L</sub> =100Ω, THD≤10%(note3)	400	—	—	mW
Total Harmonic Distortion (f=1kHz)	THD1	V*=6V, R <sub>L</sub> =32Ω, P <sub>O</sub> =125mW, G <sub>VD</sub> =34dB	—	0.5	1.0	%
	THD2	V*≥3V, R <sub>L</sub> =8Ω, P <sub>O</sub> =20mW, G <sub>VD</sub> =12dB	—	0.5	—	%
	THD3	V*≥12V, R <sub>L</sub> =32Ω, P <sub>O</sub> =200mW, G <sub>VD</sub> =34dB	—	0.6	—	%
Power Supply Rejection Ratio (V*=6V, ΔV*=3V)	PSRR1	C1=∞, C2=0.01μF, DC	50	—	—	dB
	PSRR2	C1=0.1μF, C2=0, f=1kHz	—	12	—	dB
	PSRR3	C1=1μF, C2=5μF, f=1kHz	—	52	—	dB
Mute Attenuation	MAT	f=1kHz~20kHz, I <sub>pin</sub> =2V	—	70	—	dB
Output Voltage (R <sub>f</sub> =75kΩ, DC)	V <sub>O1</sub>	V*=3V, R <sub>L</sub> =16Ω	1.00	1.18	1.25	V
	V <sub>O2</sub>	V*=6V	—	2.68	—	V
	V <sub>O3</sub>	V*=12V	—	5.71	—	V
Output High Level	V <sub>OH</sub>	I <sub>OUT</sub> =-75mA, V*=2~16V	—	V*+1.1	—	V
Output Low Level	V <sub>OL</sub>	I <sub>OUT</sub> =75mA, V*=2~16V	—	0.21	—	V
Output DC Offset	ΔV <sub>O</sub>	R <sub>f</sub> =75kΩ, R <sub>L</sub> =32Ω, 5pin-8pin	-30	0	+30	mV
Input Bias Current	I <sub>B</sub>	4pin	—	-30	-200	nA
Equivalent Resistance	R <sub>IN</sub>	3pin	100	150	220	kΩ
	R <sub>REF</sub>	2pin	18	25	40	kΩ
CD Input Voltage H	V <sub>CDH</sub>	1pin	2.0	—	V+	V
CD Input Voltage L	V <sub>CDL</sub>	1pin	0.0	—	0.8	V
CD Input Resistance	R <sub>CD</sub>	V <sub>CD</sub> =16V, 1pin	50	75	175	kΩ

(note2) NJM2113M, NJM2113V: At on PC Board

(note3) Not specified for NJM2113V

## ■ APPLICATION CIRCUIT



Notice: 1. CD—A logic "Low" (<0.8V) sets normal operation.


A logic "High" (>2.0V) sets the power down mode.

2. Power supply rejection is provided by C1 and C2.

C2 is unnecessary, if C1 is sufficient capacitances.

3. C1 and C2 also effect the turn-on time of the circuit at power-up.

4. Equivalent Circuit of CD is as in the following diagram.




5. Normally a snubber is not needed at the output of the NJM2113, un-like many other audio amplifiers (NJM2073 etc.). However the PC board layout, stray capacitances, and the manner in which the speaker wires configured, may dictate otherwise.

## RF AMPLIFIER FOR CD PLAYER

## ■ GENERAL DESCRIPTION

NJM2117 is designed for CD player, which contains RF amplifier for 3 spot system optical PICK-UP output, FOCUS error amplifier and APC circuit.

## ■ PACKAGE OUTLINE



NJM2117V


## ■ FEATURES

- Dual Supply  $\pm 5V$  Operation
- Single Supply +5V Operation Available
- Package Outline SSOP20
- Bipolar Technology

## ■ PIN FUNCTION

1. LD	20. V <sup>+</sup>
2. PD	19. LD ON
3. PD1	18. RFI
4. PD2	17. RFO
5. V <sup>-</sup>	16. FE
6. F	15. FE BIAS
7. E	14. TE
8. VR	13. EI
9. VC	12. EO
10. NC	11. NC

## ■ BLOCK DIAGRAM



NJM2117V

■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V <sup>+</sup> /V <sup>-</sup>	±6	V
Power Dissipation	P <sub>D</sub>	(SSOP8) 300	mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C

■ ELECTRICAL CHARACTERISTICS

(V<sup>+</sup>/V<sup>-</sup>=±5.0V, Ta=25°C)


PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Current	I <sub>CC</sub>	20pin	—	8.0	12.0	mA
Operating Current	I <sub>EE</sub>	5pin	-12.0	-8.0	—	mA
<RF Amplifier>						
Output Offset Voltage	V <sub>OO1</sub>	TP17 Voltage	-50	—	50	mV
Voltage Gain	G <sub>V1</sub>	TP3/4=2KHz, 30mV <sub>PP</sub> INPUT	28.2	31.2	34.2	dB
Frequency Characteristic	FG <sub>V1</sub>	Frequency at G <sub>V1</sub> =-3dB	1.50	3.75	—	MHZ
Maximum Output Voltage H	+V <sub>OM1</sub>	TP3=0.6V	3.5	—	—	V
Maximum Output Voltage L	-V <sub>OM1</sub>	TP3=-0.6V	—	—	-0.3	V
<FE Amplifier>						
Output Offset Voltage	V <sub>OO2</sub>	TP16 Voltage	-120	0	120	mV
Output Noise	V <sub>NOISE</sub>	S3=ON TP16Noise (100KHZ LPF)	—	15	30	mV <sub>rms</sub>
Voltage Gain 1	G <sub>V2-1</sub>	TP3=1KHz, 10mV <sub>PP</sub> Input	39.1	42.1	45.1	dB
Voltage Gain 2	G <sub>V2-2</sub>	TP4=1KHz, 10mV <sub>PP</sub> Input	39.1	42.1	45.1	dB
Frequency Characteristic 1	FG <sub>V2-1</sub>	Frequency at G <sub>V2-1</sub> =-3dB	—	27	—	KHZ
Frequency Characteristic 2	FG <sub>V2-2</sub>	Frequency at G <sub>V2-2</sub> =-3dB	—	27	—	KHZ
Difference Voltage Gain	G <sub>VD2</sub>	G <sub>VD2</sub> =(G <sub>V2-1</sub> )-(G <sub>V2-2</sub> )	-3.0	0	3.0	dB
Maximum Output Voltage H	+V <sub>OM2</sub>	TP3=0.3V	4.2	—	—	V
Maximum Output Voltage L	-V <sub>OM2</sub>	TP4=0.3V	—	—	-2.2	V
<TE Amplifier>						
Output Offset Voltage	V <sub>OO3</sub>	TP14 Voltage	-50	0	50	mV
Voltage Gain 1	G <sub>V3-1</sub>	TP6=1KHz, 100mV <sub>PP</sub> Input	16.4	19.4	22.4	dB
Voltage Gain 2	G <sub>V3-2</sub>	TP7=1KHz, 100mV <sub>PP</sub> Input	16.4	19.4	22.4	dB
Frequency Characteristic 1	FG <sub>V3-1</sub>	Frequency at G <sub>V3-1</sub> =-3dB	—	34	—	KHZ
Frequency Characteristic 2	FG <sub>V3-2</sub>	Frequency at G <sub>V3-2</sub> =-3dB	—	34	—	KHZ
Difference Voltage Gain	G <sub>VD3</sub>	G <sub>VD3</sub> =(G <sub>V3-1</sub> )-(G <sub>V3-2</sub> )	-3.0	0	3.0	dB
Maximum Output Voltage H	+V <sub>OM3</sub>	TP7=1.5V	4.2	—	—	V
Maximum Output Voltage L	-V <sub>OM3</sub>	TP6=1.5V	—	—	-2.2	V
<APC>						
Output Voltage 1	V <sub>O1</sub>	S <sub>2</sub> =2 V <sub>I</sub> =69mV V <sub>2</sub> =0.5V	—	-1.7	-0.4	V
Output Voltage 2	V <sub>O2</sub>	S <sub>2</sub> =2 V <sub>I</sub> =123mV V <sub>2</sub> =0.5V	-1.0	0.3	1.6	V
Output Voltage 3	V <sub>O3</sub>	S <sub>2</sub> =2 V <sub>I</sub> =177mV V <sub>2</sub> =0.5V	1.0	2.3	—	V
Output Voltage 4	V <sub>O4</sub>	S <sub>2</sub> =2 V <sub>I</sub> =0V V <sub>2</sub> =4.5V	4.6	4.8	—	V
Output Voltage 5	V <sub>O5</sub>	S <sub>1</sub> =ON S <sub>2</sub> =2 V <sub>I</sub> =0V V <sub>2</sub> =0.5V	—	—	2.0	V
<Center Voltage Amp.>						
Output Voltage 6	V <sub>O6</sub>	TP8 Voltage	-100	0	100	mV

## ELECTRICAL CHARACTERISTICS

( $V^+/V^- = \pm 2.5V$ ,  $T_a = 25^\circ C$ )

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Current	$I_{CC}$	20pin	—	6.0	12.0	mA
Operating Current	$I_{EE}$	5pin	-12.0	-6.0	—	mA
<RF Amplifier>						
Output Offset Voltage	$V_{OO1}$	TP17 Voltage	-50	—	50	mV
Voltage Gain	$G_v 1$	TP3/4=2KHz, 30mV <sub>PP</sub> INPUT	28.2	31.2	34.2	dB
Maximum Output Voltage H	$+V_{OM1}$	TP3=0.4V	$V^+ - 0.5$	—	—	V
Maximum Output Voltage L	$-V_{OM1}$	TP3=-0.4V	—	—	$V^- + 2.2$	V
<FE Amplifier>						
Output Offset Voltage	$V_{OO2}$	TP16 Voltage	-120	0	120	mV
Voltage Gain 1	$G_v 2-1$	TP3=1KHz, 10mV <sub>PP</sub> INPUT	39.1	42.1	45.1	dB
Voltage Gain 2	$G_v 2-2$	TP4=1KHz, 10mV <sub>PP</sub> INPUT	39.1	42.1	45.1	dB
Difference Voltage Gain	$G_{VD2}$	$G_{VD2} = (G_v 2-1) - (G_v 2-2)$	-3.0	0	3.0	dB
Maximum Output Voltage H	$+V_{OM2}$	TP3=0.3V	$V^+ - 0.5$	—	—	V
Maximum Output Voltage L	$-V_{OM2}$	TP4=0.3V	—	—	$V^- + 0.5$	V
<TE Amplifier>						
Output Offset Voltage	$V_{OO3}$	TP14 Voltage	-50	0	50	mV
Voltage Gain 1	$G_v 3-1$	TP6=1KHz, 100mV <sub>PP</sub> INPUT	16.4	19.4	22.4	dB
Voltage Gain 2	$G_v 3-2$	TP7=1KHz, 100mV <sub>PP</sub> INPUT	16.4	19.4	22.4	dB
Difference Voltage Gain	$G_{VD3}$	$G_{VD3} = (G_v 3-1) - (G_v 3-2)$	-3.0	0	3.0	dB
Maximum Output Voltage H	$+V_{OM3}$	TP7=1.5V	$V^+ - 0.5$	—	—	V
Maximum Output Voltage L	$-V_{OM3}$	TP6=1.5V	—	—	$V^- + 0.5$	V
<APC>						
Output Voltage 1	$V_{O1}$	$S_2 = 2$ $V_1 = 110mV$ $V_2 = -20.V$	—	-1.6	-0.3	V
Output Voltage 2	$V_{O2}$	$S_2 = 2$ $V_1 = 160mV$ $V_2 = -20.V$	-1.1	0.2	1.5	V
Output Voltage 3	$V_{O3}$	$S_2 = 2$ $V_1 = 210mV$ $V_2 = -20.V$	0.8	2.1	—	V
Output Voltage 4	$V_{O4}$	$S_2 = 2$ $V_1 = 0V$ $V_2 = -20.V$	2.1	2.3	—	V
Output Voltage 5	$V_{O5}$	$S_1 = ON$ $S_2 = 2$ $V_1 = 0V$ $V_2 = 2.0V$	—	—	1.0	V
<Center Voltage Amp.>						
Output Voltage 6	$V_{O6}$	$V_2 = -2.5V$ TP8 Voltage	-70	0	70	mV

## TEST CIRCUIT





## ■ TERMINAL EXPLANATION

PIN NO.	SYMBOL	EQUIVALENT CIRCUIT	TERMINAL EXPLANATION
1	LD		Output pin of APC AMP.
2	PD		Input pin of APC AMP.
3 4	PD1 PD2		Input pin of RF I-V AMP. Connect A+C pin, B+D pin of each photo-diode and current input.
5	V <sub>EE</sub>		Connect minus supply. ...(Two supply) Connect GND. ...(Single supply)
6 7	F E		Input pin of TE I-V AMP. Connect E pin, F pin of each photo-diode and current input.

PIN NO.	SYMBOL	EQUIVALENT CIRCUIT	TERMINAL EXPLANATION
8	VR		Output pin of direct current < $(V_{CC} + V_{EE})/2$ >.
9	VC		Input pin of internal center point voltage. Connect GND. .... ( $\pm 5V$ ) Connect VR pin. ..... (Single supply)
12	EO		Output pin for monitor of I-V AMP E.
13	EI		Gain adjustment pin of I-V AMP E.
14	TE		Output pin of TRACKING ERROR AMP. Output of E-F signal.

PIN NO.	SYMBOL	EQUIVALENT CIRCUIT	TERMINAL EXPLANATION
15	FE-BIAS		Bias adjustment pin of FOCUS ERROR AMP. (Non-inverting side)
16	FE		Output pin FOCUS ERROR AMP.
17	RFO		Output pin RF AMP.
18	RFI		Input pin of RF AMP. (Inverting side) Establish Gain of RF AMP by resistor between RFI pin and RFO pin.
19	$\overline{\text{LD ON}}$		Change-over pin(on/off) of APC AMP. ON...GND/OFF...V <sub>CC</sub>
20	V <sub>CC</sub>		Connect plus supply. .....(Two supply) Connect V <sub>CC</sub> . .....(Single supply)


■ RF AMP

RFO-OUTPUT

$$V_{RFO} = (i_{PD1} + i_{PD2})(A) \times 111(k\Omega) \times \frac{22(k\Omega)}{13.43(k\Omega)}$$

$$= 181.8(k\Omega) \times (i_{PD1} + i_{PD2})(A)$$

Establish Gain of RF AMP by resistor (22kΩ) between RFI pin and RFO pin.



## FE AMP

### FE OUTPUT

$$V_{FE} = (i_{PD1} - i_{PD2})(A) \times 111(k\Omega) \times \frac{174(k\Omega)}{15.1(k\Omega)}$$

$$= 1279(k\Omega) \times (i_{PD1} - i_{PD2})(A)$$

It is possible to controll FE Output Offset by variable resistor with FE BIAS pin.


## TE AMP

### TE OUTPUT


$$V_{TE} = (i_E - i_F)(A) \times 403(k\Omega) \times \frac{96(k\Omega)}{10.7(k\Omega)}$$

$$= 3616(k\Omega) \times (i_E - i_F)(A)$$

It is possible to trim 1-V Gain by resistor with ED pin.




# CENTER VOLTAGE GENERATION CIRCUIT




## APC CIRCUIT

LD ON pin: connect to GND...APC (Auto Power Control) ON  
connect to V+...APC ( " ) OFF




## ■ TYPICAL APPLICATION

1)  $\pm 5V$  (TWO SUPPLY VOLTAGE)




2)  $+5V$  (SINGLE SUPPLY VOLTAGE)




■ TYPICAL CHARACTERISTICS


Operating Current ( $I_{CC}$ ) vs. Temperature




Operating Current ( $I_{EE}$ ) vs. Temperature




RF Output Offset Voltage vs. Temperature




FE Output Offset Voltage vs. Temperature



TE Output Offset Voltage vs. Temperature



Center Voltage vs. Temperature






## TYPICAL CHARACTERISTICS


### RF Voltage Gain vs. Temperature

( $V^+/V^- = \pm 5V$ )




### FE Voltage Gain vs. Temperature

( $V^+/V^- = \pm 5V$ )




### TE Voltage Gain vs. Temperature

( $V^+/V^- = \pm 5V$ )




### APC Vo1 vs. Temperature

( $V^+/V^- = \pm 5V$ )




### APC Vo2 vs. Temperature

( $V^+/V^- = \pm 5V$ )



### APC Vo3 vs. Temperature


( $V^+/V^- = \pm 5V$ )



■ TYPICAL CHARACTERISTICS


APC Vo4 vs. Temperature

( $V^+/V^- = \pm 5V$ )




RF Maximum Output Voltage H vs. Temperature

( $V^+/V^- = \pm 5V$ )




RF Maximum Output Voltage L vs. Temperature

( $V^+/V^- = \pm 5V$ )




FE Maximum Output Voltage H vs. Temperature

( $V^+/V^- = \pm 5V$ )




FE Maximum Output Voltage L vs. Temperature

( $V^+/V^- = \pm 5V$ )




TE Maximum Output Voltage H vs. Temperature

( $V^+/V^- = \pm 2.5V$ )




## TYPICAL CHARACTERISTICS


TE Maximum Output Voltage L  
vs. Temperature




Operating Current( $I_{CC}$ )  
vs. Operating Voltage




Operating Current( $I_{EE}$ )  
vs. Operating Voltage




RF Maximum Output Voltage  
vs. Operating Voltage



FE Maximum Output Voltage  
vs. Operating Voltage





TE Maximum Output Voltage  
vs. Operating Voltage



## TYPICAL CHARACTERISTICS

APC Input vs. Output Voltage



## MONAURAL MICROPHONE AMPLIFIER

## ■ GENERAL DESCRIPTION

The NJM2118 is a monaural microphone amplifier with current limit.

The low operating current and 3V or 5V operation are easy apply to portable items such as camcorder, microphone module and others.

The very small package of SSOP8 makes downsized PCB design.

## ■ PACKAGE OUTLINE



NJM2118M




NJM2118V

## ■ FEATURES

- Operating Voltage (+2.7V ~ +5.3V)
- Low Operating Current (1.0mA typ.)
- Low Noise (30  $\mu$ Vrms typ.)
- Bipolar Technology
- Package Outline DMP8, SSOP8

## ■ PIN CONFIGURATION

NJM2118M  
NJM2118V

## PIN FUNCTION

- 1 : MIC V<sup>+</sup>
- 2 : C-NOISE
- 3 : +V<sub>IN</sub>
- 4 : GND
- 5 : -V<sub>IN</sub>
- 6 : AMP NFB
- 7 : AMP OUT
- 8 : V<sup>+</sup>

■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)


PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V <sup>+</sup>	+7	V
Power Dissipation	P <sub>D</sub>	(SSOP8) 250 (DMP8) 300	mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C

■ ELECTRICAL CHARACTERISTICS

(V<sup>+</sup>=5V, Ta=25°C)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Operating Voltage	V <sup>+</sup>		+2.7	—	+5.0	V
Operating Current	I <sub>CC</sub>		—	1	2	mA
Voltage Gain	G <sub>V</sub>	f=1kHz	27	28	29	dB
Total Harmonic Distortion	THD	f=1kHz, V <sub>o</sub> =300mVrms, R <sub>L</sub> =10kΩ	—	0.05	0.5	%
Maximum Output Voltage	V <sub>om</sub>	f=1kHz, THD=1%, R <sub>L</sub> =10kΩ	2.0	2.5	—	V <sub>pp</sub>
Output Noise Voltage 1	V <sub>n1</sub>	R <sub>L</sub> =100Ω, I <sub>o</sub> =2.5mA, Weight JIS-A	—	30	35	μVrms
Output Noise Voltage 2	V <sub>n2</sub>	R <sub>g</sub> =1kΩ, Weight JIS-A	—	20	42	μVrms
Input Impedance	R <sub>in</sub>	f=1kHz	—	110	—	kΩ
Output Impedance	R <sub>o</sub>	f=1kHz	—	18	—	Ω
Mic Output Supply Voltage 1	MI Cout1	I <sub>o</sub> =0mA	2.0	2.45	—	V
Mic Output Supply Voltage 2	MI Cout2	I <sub>o</sub> =2.5mA, R <sub>L</sub> =100Ω	2.0	2.15	—	V

## TEST CIRCUIT






## PRE &amp; POWER AMPLIFIER WITH ALC

## ■ GENERAL DESCRIPTION

NJM2128 is a pre & power amplifier with ALC for micro and compact cassette recorders. It contains pre-amplifier, ALC circuit, power amplifiers, and ripple filter.

The pre-amplifier amplifies the signal come from magnetic head. The ALC circuit limits the input signal to optimize level in recording. The power amplifiers drive a speaker in play back and the magnetic head in recording. The ripple filter stabilizing the supply voltage to the internal pre-amplifier and an external condenser microphone.

## ■ PACKAGE OUTLINE




NJM2128M

## ■ FEATURES

- Operating Voltage 1.8V~7.0V
- Automatic Level Control (ALC) Limit Level=100mVrms typ.(f=1kHz)
- Ripple Filter R.R. (Ripple Rejection)=47dB typ.(f=200Hz, C=47  $\mu$ F)
- Bipolar Technology
- Package Outline DMP16

## ■ PIN CONFIGURATION



NJM2128M

## PIN FUNCTION

1. PRE + IN
2. SGND
3. POWER + INA
4. POWER - INA
5. POWER - INB
6. POWER + INB
7. RFOUT
8. RFIN
9. ALCIN
10. TC
11. POWER OUT B
12. POWER GND
13. V+
14. POWER OUT A
15. PREOUT
16. PRE - IN



## ■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V*	+7.0	V
PA Output Peak Current	I <sub>op</sub>	1	A
PA Input Voltage Range	V <sub>IN</sub>	±0.4	V
Power Dissipation	P <sub>D</sub>	(M-Type) 300	mW
Operating Temperature Range	T <sub>opr</sub>	-20 ~ +75	°C
Storage Temperature Range	T <sub>stg</sub>	-40 ~ +125	°C

## ■ ELECTRICAL CHARACTERISTICS

(V\*=3V, Ta=25°C)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Operating Voltage	V*		1.8	3.0	6.0	V
Operating Current	I <sub>CC</sub>	R <sub>L</sub> =∞	—	9	14	mA

### Power Amp

Input Bias Current	I <sub>B</sub>		—	140	—	nA
Output Offset	△V <sub>O</sub>	R <sub>L</sub> =8 Ω	—	0	50	mV
Output Power	P <sub>O</sub>	THD=10%, f=1kHz, V*=4V, R <sub>L</sub> =8 Ω	300	400	—	mW
(Note1)	P <sub>O</sub>	THD=10%, f=1kHz, V*=3V, R <sub>L</sub> =4 Ω	150	220	—	mW
T.H.D.	THD	V*=4V, R <sub>L</sub> =8 Ω, P <sub>O</sub> =200mW, f=1kHz	—	0.2	—	%
Close Loop V-Gain	A <sub>V1</sub>	f=1kHz	41	44	47	dB
Equivalent Input Noise Voltage	V <sub>N1</sub>	R <sub>S</sub> =10k Ω, R <sub>L</sub> =4 Ω, A curve	—	2	—	μVrms
	V <sub>N2</sub>	R <sub>S</sub> =10k Ω, R <sub>L</sub> =4 Ω, BW=22Hz ~ 22kHz	—	2.5	—	μVrms
Ripple Rejection	RR	f=100Hz	—	47	—	dB
Cut off Frequency	f <sub>H</sub>	A <sub>V</sub> =-3dB from f=1kHz, R <sub>L</sub> =4 Ω, P <sub>O</sub> =0.1W	—	80	—	kHz

### Pre Amp

Output Voltage	V <sub>O</sub>	f=1kHz, THD=1%	0.1	0.2	—	Vrms
Voltage Gain	A <sub>V</sub>	f=1kHz	35	38	41	dB
Output V-Gain	V <sub>NO</sub>	R <sub>S</sub> =3.3k Ω	—	0.1	0.4	mVrms

### ALC


Limit Level	ALC	f=1kHz	100	200	300	mVrms
-------------	-----	--------	-----	-----	-----	-------

### Ripple Filter

Output Voltage	V <sub>O</sub>	R <sub>L</sub> =2k Ω	V* - 0.24	V* - 0.2	V* - 0.16	V
Ripple Rejection	RR	f=200Hz, C=47 μF	40	47	54	dB

(Note 1) at on PC Board

■ TYPICAL APPLICATIONS



## LOW VOLTAGE AUDIO POWER AMPLIFIER


## ■ GENERAL DESCRIPTION

The NJM2135 is a Low voltage audio power amplifier for speaker drivers. No external coupling capacitors are required because of the differential output. The closed loop gain is adjusted by two external resistors. The low supply current in power down mode contributes to the reduction of power consumption of portable battery powered equipment, cellular phones, for example.


## ■ FEATURES

- Operating Voltage  $+2V \sim +16V$
- Low Operating Current in Power Down Mode  $0.1 \mu A$  typ.
- Low Operating Current in Normal Operation Mode  $2.7mA$  typ.  
 $V^+ = 6V, R_L = 32\Omega$
- Output Power Exceeds 250mW  $V^+ = 6V, R_L = 32\Omega$
- Gain Range  $GVD = 0 \sim 43dB$ , Voice Band
- Load Impedance  $8 \sim 200\Omega$
- Bipolar Technology
- Package Outline DIP8, DMP8, EMP8, SIP8, SSOP8

## ■ PIN CONFIGURATION




NJM2135D  
NJM2135M  
NJM2135E  
NJM2135V



NJM2135L


## ■ PACKAGE OUTLINE



NJM2135D



NJM2135M



NJM2135L



NJM2135E



NJM2135V

## PIN FUNCTION

1. CD
2.  $V_{REF1}$
3.  $V_{REF2}$
4.  $-V_{IN}$
5.  $V_{OUT1}$
6.  $V^+$
7. GND
8.  $V_{OUT2}$

■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V*	+2.0~+16	V
Output Peak Current	I <sub>op</sub>	±250	mA
Maximum Input Voltage	V <sub>IN</sub> (1-4pin)	-0.3, V*+0.3	V
	V <sub>IN</sub> (5-8pin)	-0.3, V*+0.3 (In power down)	V
Power Dissipation	P <sub>D</sub>	(DIP-8) 500 (SIP-8) 800 (DMP-8) 500 (EMP-8) 500(note1) (SSOP-8) 360(note1)	mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C

(note) Mounted on PC Board


■ ELECTRICAL CHARACTERISTICS

(V\*=6V, Ta=25°C, unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Operating Current (NO SIGNAL) (At Power Down Mode)	I <sub>CC1</sub>	V*=3V, R <sub>L</sub> =∞, I <sub>pin</sub> =2.0V		2.7	4.0	mA
	I <sub>CC2</sub>	V*=16.0V, R <sub>L</sub> =∞, I <sub>pin</sub> =2.0V		3.4	5.0	mA
	I <sub>CCD</sub>	V*=3.0V, R <sub>L</sub> =∞, I <sub>pin</sub> =0.8V		0.1	1.0	μA
Open Loop Gain	AV1	AMP#A, f<100Hz	77	83		dB
Closed Loop Gain	AV2	AMP#B, f=1kHz, R <sub>L</sub> =32Ω	-0.35		+0.35	dB
Output Power (Note1)	Po1	V*=3.0V, R <sub>L</sub> =16Ω, THD≤10%	55			mW
	Po2	V*=6.0V, R <sub>L</sub> =32Ω, THD≤10%	250			mW
	Po3	V*=12.0V, R <sub>L</sub> =100Ω, THD≤10% (Note2)	400			mW
Total Harmonic Distortion (f=1kHz)	THD1	V*=6V, R <sub>L</sub> =32Ω, Po=125mW, G <sub>VD</sub> =34dB		0.5	1.0	%
	THD2	V*≥3V, R <sub>L</sub> =8Ω, Po=20mW, G <sub>VD</sub> =12dB		0.5		%
	THD3	V*≥12V, R <sub>L</sub> =32Ω, Po=200mW, G <sub>VD</sub> =34dB		0.6		%
Power Supply Rejection Ratio (V*=6.0V, ΔV*=3.0V)	PSRR1	C1=∞, C2=0.01 μF, DC	50			dB
	PSRR2	C1=0.1 μF, C2=0, f=1kHz		12		dB
	PSRR3	C1=1.0 μF, C2=5.0 μF, f=1kHz		52		dB
Mute Attenuation	MAT	f=1kHz~20kHz, I <sub>pin</sub> =2.0V		70		dB
Output Voltage (R <sub>F</sub> =75kΩ, DC)	Vo1	V*=3.0V, R <sub>L</sub> =16Ω	1.00	1.15	1.25	V
	Vo2	V*=6.0V		2.55		V
	Vo3	V*=12.0V		5.45		V
Output High Level	V <sub>OH</sub>	I <sub>OUT</sub> =-75mA, V*=2.0~16.0V		V*-1.1		V
Output Low Level	V <sub>OL</sub>	I <sub>OUT</sub> =75mA, V*=2.0~16.0V		0.21		V
Output DC Offset	ΔV <sub>O</sub>	R <sub>F</sub> =75kΩ, R <sub>L</sub> =32Ω, 5pin-8pin	-30	0	+30	mV
Input Bias Current	I <sub>B</sub>	4pin		-30	-200	nA
Equivalent Resistance	R <sub>+IN</sub>	3pin	100	150	220	kΩ
	R <sub>REF</sub>	2pin	18	25	40	kΩ
CD Input Voltage H	V <sub>CDH</sub>	1pin	2.0		V*	V
CD Input Voltage L	V <sub>CDL</sub>	1pin	0.0		0.8	V
CD Input Resistance	R <sub>CD</sub>	V*=V <sub>CD</sub> =16.0V, 1pin	50	90	175	kΩ


(note1) NJM2135M, NJM2135E, NJM2135V: Mounted on Pc board

(note2) NJM2135V is excluded




(note)

1. The NJM2135 is active mode during the CD terminal is High level ( $>2.0V$ ) and it is stand-by mode during the CD terminal is Low level ( $<0.8V$ ).
2. C1 and C2 improve power supply rejection ratio.  
In case of C1 is enough large, C2 is unnecessary.
3. Please note that the C1 and C2 make slow power rise up to the NJM2135 regardless the external power supply condition.
4. Input current flow on the internal resistor shown in the equivalent circuit of CD terminal.
5. No snubber resistor and capacitor are required normally.  
But the snubber resistor and capacitor are required if the NJM2135 oscillates by condition of PCB layout, stray capacitor and speaker wire length.
6. When the NJM2135 change the mode to active or stand-by the CD terminal ON/OFF, the actual operation takes some delay by the charge and discharge of C1, C2.
7. When the power turns on in stand-by mode, the NJM2135 operates during charging time of C1 and C2.
8. If the supply voltage fluctuate large during the stand-by mode, the mode of active and stand-by of NJM2135 becomes unstable.



# ■ POWER DISSIPATION

The allowable power is restricted by the ambient temperature. Characteristics of the allowable power (PD:Power Dissipation) against ambient temperature is indicated below.



## DOLBY PRO LOGIC SURROUND DECODER

## ■ GENERAL DESCRIPTION

The NJM2177 is a higher level integration and high quality audio performance monolithic IC designed for use in Dolby Pro Logic Surround System. The NJM2177 provides all the necessary function for a complete Pro Logic processor except time delay; Automatic input balance, noise sequencer, adaptive matrix, center mode control, and modified B-type noise reduction all on chip.

In addition to Dolby Pro Logic function including Dolby 3-stereo, this device provides two channel bypass mode and two special outputs used for other surround conveniently.


At two channel by pass mode, noise and distortion of NJM2177A are lower than that of NJM2177

(note) Dolby and the double-D symbol are trademarks of Dolby Laboratories Licensing Corporation. San Francisco, CA94103-4813, USA.


This device available only to licensees of Dolby Lab.

Licensing and application information may be obtained from Dolby Lab.

## ■ PACKAGE OUTLINE



NJM2177L/2177AL



NJM2177FB3/2177AFB3


## ■ FEATURES

- Operating Voltage 9 to 13V
- Dolby operating level 300mVrms
- Lower Operating Current 34mA typ.
- Internal mode control switches
- Package SDIP-56, QFP-56, QFP-64

## ■ FUNCTIONS

- Auto input balance and buffer
- Noise sequencer; a Noise generator, a sequencer controlled by external two bits
- Adaptive Matrix
- Center mode control; ON/OFF, Normal/Phantom/Wideband
- Modified Dolby B Type Noise Reduction and OP amp. for 7kHz low-pass filter
- Operating mode control; 4ch(L,C,R), 3ch(L,C,R), 2ch(no processing)
- L + R and L - R output

## ■ ACTIVE SURROUND DECODER BLOCK DIAGRAM





■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V*	15	V
Power Dissipation	Pd	(SDIP-56) 700	mW
		(QFP-56) 500	mW
		(QFP-64) 500	mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C



## ■ ELECTRICAL CHARACTERISTICS

(Ta=25°C, V+=12V, 0dB Reference is 300mV/1kHz at C-OUT. Unless otherwise specified.)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
<b>Overall</b>						
Operating Voltage Range	V <sub>OP</sub>		9.0	—	13.0	V
Operating Current	I <sub>CC</sub>	No signal	—	34.0	40.0	mA
Reference Voltage	V <sub>ref</sub>	No signal	—	4.0	—	V
Control SW input voltage						
2ch Mode	V <sub>C-2ch</sub>	MODE-CNT PIN	0.0	—	0.8	V
3ch	V <sub>C-3ch</sub>	MODE-CNT PIN	—	Open	—	
4ch	V <sub>C-4ch</sub>	MODE-CNT PIN	3.8	—	7.0	V
Center on	V <sub>C-con</sub>	CENTER-CNT PIN	2.4	—	7.0	V
Center off	V <sub>C-coff</sub>	CENTER-CNT PIN	0.0	—	0.8	V
Noise Seq. on	V <sub>C-nson</sub>	NOISE-CNT-E PIN	0.0	—	0.8	V
Noise Seq. off	V <sub>C-nsoff</sub>	NOISE-CNT-E PIN	3.2	—	7.0	V
Noise Seq. channel select H	V <sub>C-nssH</sub>	NOISE-CNT-A and NOISE-CNT-B PIN	3.2	—	7.0	V
Noise Seq. channel select L	V <sub>C-nssL</sub>	NOISE-CNT-A and NOISE-CNT-B PIN	0.0	—	0.8	V

**Modified B Noise Reduction** (0dBd Reference is input level at NR-IN when adjust to 300mV/100Hz at S-OUT)

Voltage Gain	GV-BNR	V <sub>in</sub> = 0dBd, f=100Hz	—	9.0	—	dB
Decode Response 1	D <sub>ec1</sub>	V <sub>in</sub> = 0dBd, f=1.0kHz	-1.6	-0.1	1.4	dB
2	D <sub>ec2</sub>	V <sub>in</sub> = -15dBd, f=1.4kHz	-3.0	-1.5	0.0	dB
3	D <sub>ec3</sub>	V <sub>in</sub> = -20dB, f=1.4kHz	-4.9	-3.4	-1.9	dB
4	D <sub>ec4</sub>	V <sub>in</sub> = 40dBd, f=5.0kHz	-6.8	-5.3	-3.8	dB
T.H.D	THD-NR	V <sub>in</sub> = 0dBd, f=1.0kHz	—	0.07	—	%
Headroom	HR-NR	V+=9V AT T.H.D.=1%	15.0	17.0	—	dB
SN Ratio	SN-NR	Rg=0, weighted CCIR/ARM	76	82	—	dB

### Noise sequencer

OUTPUT Noise level	V <sub>no</sub>		-15	-12.5	-10	dB
Output Noise Level Accuracy relative to Cch Lch Rch S'ch	ΔV <sub>no</sub>		-0.5	0.0	0.5	dB

### Adaptive Matrix

Output Level Accuracy relative to Cch L,R,S'ch out	ΔVol		-0.5	0.0	0.5	dB
Matrix Rejection relative L,R,C,S'ch out	Mr		25.0	40.0	—	dB
T.H.D L,R,C,S'ch out	THD-AM		—	0.02	—	%
Headroom L,R,C,S'ch out	HR-AM	V+=9V at T.H.D=1%	15.0	15.7	—	dB
Signal to Noise Ratio L,R,C,S' ch out	SN-AM	Rg=0, weighted CCIR/ARM	78	83	—	dB

### Auto Balance

Capture Range	CPR		—	±5	—	dB
Error collection	CER		—	±4	—	dB
T.H.D Lt, Rt OUT	THD-AB		—	0.03	—	%
S/N Lt, Rt OUT	SN-AB	Rg=0, weighted CCIR/ARM	78	83	—	dB
Headroom Lt,Rt OUT	HR-AB	V+=9V at T.H.D=1%	15.0	17.0	—	dB

### L+R & L-R OUTPUT

Output Level Accuracy relative to Cch L+R, L-R ch	ΔVol-OP		—	0.0	—	dB
T.H.D	THD-OP		—	0.02	—	%
S/N	SN-OP	Rg=0, weighted CCIR/ARM	—	92	—	dB
Headroom	HR-OP	V <sub>CC</sub> =9V at T.H.D=1%	—	17.0	—	dB

## 2-INPUT 1-OUTPUT AUDIO SWITCH

## ■ GENERAL DESCRIPTION


The NJM2520 is 58k $\Omega$  input impedance 2-input 1-output audio switch.

It contains two bias-type inputs and one buffer-type output.

## ■ FEATURES

- Operating Voltage +4.75V ~ +13V
- Crosstalk (-70dB typ.)
- Input Impedance (58k $\Omega$  typ.)
- 2-Input, 1-Output
- Bipolar Technology
- Package Outline DIP8, DMP8, SIP8, SSOP8


## ■ PACKAGE OUTLINE



NJM2520D



NJM2520M




NJM2520L



NJM2520V


## ■ PIN CONFIGURATION



NJM2520D  
NJM2520M  
NJM2520V

## PIN FUNCTION

1. NC
2. Vin1
3. SW1
4. Vin2
5. NC
6. V+
7. Vout
8. GND



NJM2520L

## PIN FUNCTION

1. NC
2. NC
3. Vin1
4. SW1
5. Vin2
6. V+
7. Vout
8. GND

■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V*	+15	V
Power Dissipation	P <sub>D</sub>	(DIP-8) 500 (DMP-8) 300 (SIP-8) 800 (SSOP-8) 250	mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C

■ ELECTRICAL CHARACTERISTICS

(V\*=5V, Ta=25°C)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Operating Voltage	V*		+4.7	—	+13.0	V
Operating Current	I <sub>CC</sub>		—	8.5	11.0	mA
Frequency Characteristics	G <sub>f</sub>	V <sub>in</sub> =2V <sub>pp</sub> , V <sub>o</sub> =10MHz/100kHz	-1.0	0	+1.0	dB
Voltage Gain	G <sub>V</sub>	V <sub>in</sub> =2V <sub>pp</sub> , 100kHz	-0.5	0	+0.5	dB
Total Harmonic Distortion	THD	V <sub>in</sub> =2.5V <sub>pp</sub> , 1kHz	—	0.01	—	%
Output Offset Voltage	V <sub>off</sub>		-35	0	+35	mV
Switching Voltage	V <sub>CH</sub>		2.4	—	—	V
	V <sub>CL</sub>		—	—	0.8	V
Input Impedance	R <sub>i</sub>		—	58	—	kΩ
Output Impedance	R <sub>o</sub>		—	10	—	Ω



## 3-INPUT 1-OUTPUT AUDIO SWITCH

## ■ GENERAL DESCRIPTION

The NJM2521 is 58k $\Omega$  input impedance 3-input 1-output audio switch.


It contains two bias-type inputs and one buffer-type output.

## ■ FEATURES

- Operating Voltage +4.75V ~ +13V
- Crosstalk (-70dB typ.)
- Input Impedance (58k $\Omega$  typ.)
- 3-Input, 1-Output
- Bipolar Technology
- Package Outline

DIP8, DMP8, SIP8, SSOP8


## ■ PACKAGE OUTLINE



NJM2521D



NJM2521M




NJM2521L



NJM2521V


## ■ PIN CONFIGURATION



NJM2521D  
NJM2521M  
NJM2521V

## PIN FUNCTION

1. Vin1
2. SW1
3. Vin2
4. SW2
5. Vin3
6. V+
7. Vout
8. GND



NJM2521L

## PIN FUNCTION

1. Vin1
2. SW1
3. Vin2
4. SW2
5. Vin3
6. V+
7. Vout
8. GND

## ■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V <sup>+</sup>	+15	V
Power Dissipation	P <sub>D</sub>	(DIP-8) 500 (DMP-8) 300 (SIP-8) 800 (SSOP-8) 250	mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C

## ■ ELECTRICAL CHARACTERISTICS

(V<sup>+</sup>=5V, Ta=25°C)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Operating Voltage	V <sup>+</sup>		+4.75	—	+13.0	V
Operating Current	I <sub>CC</sub>		—	11.0	14.5	mA
Frequency Characteristics	G <sub>f</sub>	V <sub>in</sub> =2V <sub>pp</sub> , V <sub>o</sub> =10MHz/100kHz	-1.0	0	+1.0	dB
Voltage Gain	G <sub>v</sub>	V <sub>in</sub> =2V <sub>pp</sub> , 100kHz	-0.5	0	+0.5	dB
Total Harmonic Distortion	THD	V <sub>in</sub> =2.5V <sub>pp</sub> , 1kHz	—	0.03	—	%
Output Offset Voltage	V <sub>off</sub>		-35	0	+35	mV
Switching Voltage	V <sub>CH</sub>		2.4	—	—	V
	V <sub>CL</sub>		—	—	0.8	V
Input Impedance	R <sub>i</sub>		—	58	—	kΩ
Output Impedance	R <sub>o</sub>		—	10	—	Ω

## DOLBY PRO LOGIC SURROUND DECODER

## ■ GENERAL DESCRIPTION


The NJW1102 is a Dolby Pro Logic Surround Decoder including modified Dolby B-Type noise reduction circuit, input auto-balance controller, noise sequencer, adaptive matrix, center and surround channel level trimmers, serial data interface and others. All of internal status and the balance of surround speakers are controlled by serial data. It performs the complete Dolby Pro Logic Surround function and surround function, such as Hall, Matrix, Simulated and others combine with the digital delay NJU9702.

(Note) Dolby and the double-D symbol are trademarks of Dolby Laboratories Licensing Corporation, San Francisco, CA94103-4813, USA.


This device is available only to licensees of Dolby Lab.

Licensing and application information may be obtained from Dolby Lab.

## ■ PACKAGE OUTLINE



NJW1102L



NJW1102F61

## ■ FEATURES


- Operating Voltage
 

Analog Block	$V_{CC}=9-13$ or $\pm 5V$
Digital Block	$V_{DD}=5V$
- Dolby Operating Level 300mVrms
- Center and Surround Channel Level Trimmers
  - 15 to +15dB/ 1dB step (— 15dB to 3dB/ 1dB step in Pro Logic Mode)
- Internal Mode Control Switch
- Bi-CMOS Technology
- Package Outline TQFP64

## ■ FUNCTIONS

- Input Auto-Balance
- Noise Generator And Sequencer
- Adaptive Matrix
- Pro Logic Surround Mode Control : 4/3, Center ON/OFF, Normal/Phantom/Wideband
- 7kHz Low-pass Filter and Modified Dolby B Type Noise Reduction
- Center and Surround Channel Level Trimmer
- Other Surround Mode Control : S'Out Selector, Mixer And Mute Functions
- Serial Data Interface

## ■ BLOCK DIAGRAM



## ■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V <sub>CC</sub>	13.0	V
	V <sub>DD</sub>	6.5	V
Power Dissipation	P <sub>D</sub>	700	mW
Operating Temperature Range	T <sub>opr</sub>	-20 ~ +75	°C
Storage Temperature Range	T <sub>stg</sub>	-40 ~ +125	°C

## ■ ELECTRICAL CHARACTERISTICS

(Ta=25°C, V<sub>CC</sub>=10V, V<sub>DD</sub>=5V, 0dB reference is 300mVrms/1kHz at C-OUT with C ch trimmer being 0dB, unless otherwise specified.)


PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Overall						
Operating Voltage	V <sub>CC</sub>		9	10	13	V
	V <sub>DD</sub>		4.5	5.0	6.5	V
Operating Current	I <sub>CC</sub>	No Signal		35	45	mA
	I <sub>DD</sub>	No Signal		0.6	1.5	mA
Reference Voltage	V <sub>ref</sub>	No Signal	3.6	4.0	4.4	V
Threshold Voltage	V <sub>thh</sub>	Digital Input High Level	0.7V <sub>DD</sub>		V <sub>DD</sub>	V
	V <sub>thl</sub>	Digital Input Low Level	0.0		0.3V <sub>DD</sub>	V
Input short switch						
Resistance at input short	R <sub>on</sub>			150	500	Ω
Switch Crosstalk	SC	V <sub>in</sub> =0dB, f=1kHz, R <sub>m</sub> =600Ω		−100		dB
Input Auto Balance						
Capture Range	CPR			±5		dB
Error Correction	CER			±4		dB
Adaptive Matrix						
Output Level Accuracy Relative to C ch	△Vol	L, R, S' ch out	−0.5	0.0	0.5	dB
Matrix Rejection Relative	MR	L, R, C, S' ch out	25	40		dB
Headroom	HRAM	V <sub>CC</sub> =9V at THD=1%	15	17		dB
Total Harmonic Distortion	THDAM	L, R, C, S' ch out at 4ch mode		0.050	0.200	%
		L, R ch out at 2ch mode		0.002	0.050	%
Signal to Noise Ratio	SNAM	R <sub>g</sub> =0, weighted:CCIR/ARM at 4ch mode	75	80		dB
		L, R ch out at 2ch mode	93	100		dB
Noise Sequencer						
Output Noise Level	V <sub>no</sub>		−15	−12.5	−10.0	dB
Output Noise Level Accuracy Relative to C ch	△V <sub>no</sub>	L, R, S' ch out	−0.5	0.0	0.5	dB



PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
<b>Modified Noise B Type Noise Reduction</b>						
(0dBd reference is input level at NR-IN when S out is adjusted to 0dB (300mVrms/100Hz) with S ch trimmer level being 0dB)						
Voltage Gain	VGNR	Vin=0dBd, f=100Hz		9.5		dB
Decode Response 1	DEC1	Vin=0dBd, f=1.0kHz	-1.6	-0.1	1.4	dB
Decode Response 2	DEC2	Vin=-15dBd, f=1.4kHz	-3.0	-1.5	0.0	dB
Decode Response 3	DEC3	Vin=-20dBd, f=1.4kHz	-4.9	-3.4	-1.9	dB
Decode Response 4	DEC4	Vin=-40dBd, f=5.0kHz	-6.8	-5.3	3.8	dB
Total Harmonic Distortion	THDNR	Vin=0dBd, f=1kHz		0.070	0.300	%
Headroom	HRNR	Vin=9V at THD=1%	15	17		dB
Signal to Noise	SNNR	Rg=0, weighted : CCIR/ARM	73	78		dB
<b>Other Surround</b>						
Total Harmonic Distortion	THDOS	Vin=0dB, f=1kHz L+R, L-R Output		0.050	0.200	%
Headroom	HROS	Vcc=9V at THD=1% L+R, L-R Output	15	17		dB
Signal to Noise Ratio	SNOS	Rg=0, weighted : CCIR/ARM L+R, L-R Output	75	80		dB
Adder Gain	AG			0		dB
<b>C.S Channel Trimmer</b>						
Full Scale	FS	Digital Input=+15 or -15dB	+12	±15	±18	dB
Gain Accuracy at -6dB		Digital Input=-6dB	-7	-6	-5	dB
Non Linearity (Note 1)	NL	Digital Input=±1, 2, 4, 8dB	-0.5	0.0	0.5	dB
<b>Control Timing</b>						
SCK Clock Width	t1	SCK	50			μS
REQ Set-up Time	t2	REQ-SCK	25			μS
REQ Hold Time	t3	REQ-SCK	25			μS
Data Set-up Time	t4	SCK-DATA	25			μS
Data Hold Time	t5	SCK-DATA	25			μS

(Note 1)  $NL = A \cdot B/D - C$   
A : Measured gain value in full scale  
B : Digital input value  
C : Measured gain value of digital input  
D : Full scale value

(Note 2) Control Timing





## DOLBY PRO LOGIC SURROUND DECODER

## ■ GENERAL DESCRIPTION


The NJW1102A is a Dolby Pro Logic Surround Decoder including modified Dolby B-Type noise reduction circuit, input auto-balance controller, noise sequencer, adaptive matrix, center and surround channel level trimmers, serial data interface and others. All of internal status and the balance of surround speakers are controlled by serial data. It performs the complete Dolby Pro Logic Surround function and surround function, such as Hall, Matrix, Simulated and others combine with the digital delay NJU9702.

(Note) Dolby and the double-D symbol are trademarks of Dolby Laboratories Licensing Corporation, San Francisco, CA94103-4813, USA.

This device is available only to licensees of Dolby Lab.

Licensing and application information may be obtained from Dolby Lab.

## ■ PACKAGE OUTLINE



NJW1102AF1


## ■ FEATURES

- Operating Voltage
  - Analog Block  $V_{CC}=9-13$  or  $\pm 5V$
  - Digital Block  $V_{DD}=5V$
- Dolby Operating Level 300mVrms
- Center and Surround Channel Level Trimmers
  - 31 to +0dB/1dB step (0dB=Dolby Level)
- Internal Mode Control Switch
- Bi-CMOS Technology
- Package Outline SDIP56, TQFP64

## ■ FUNCTIONS

- Input Auto-Balance
- Noise Generator And Sequencer
- Adaptive Matrix
- Pro Logic Surround Mode Control : 4/3, Center ON/OFF, Normal/Phantom/Wideband
- 7kHz Low-pass Filter and Modified Dolby B Type Noise Reduction
- Center and Surround Channel Level Trimmer
- Other Surround Mode Control : S' Out Selector, Mixer And Mute Functions
- Serial Data Interface
- Optional Digital Outputs AUX1, AUX2

## ■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V <sub>CC</sub>	13.0	V
	V <sub>DD</sub>	6.5	V
Power Dissipation	P <sub>D</sub>	700	mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C

■ ELECTRICAL CHARACTERISTICS

(Ta=25°C, V<sub>CC</sub>=10V, V<sub>DD</sub>=5V, 0dB reference is 300mVrms/1kHz at C-OUT with C ch trimmer being 0dB, unless otherwise specified.)


PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Overall						
Operating Voltage	V <sub>CC</sub>		9	10	13	V
	V <sub>DD</sub>		4.5	5.0	6.5	V
Operating Current	I <sub>CC</sub>	No Signal		35	45	mA
	I <sub>DD</sub>	No Signal		0.6	1.5	mA
Reference Voltage	V <sub>ref</sub>	No Signal	3.6	4.0	4.4	V
Threshold Voltage	V <sub>thh</sub>	Digital Input High Level	0.7V <sub>DD</sub>		V <sub>DD</sub>	V
	V <sub>thl</sub>	Digital Input Low Level	0.0		0.3V <sub>DD</sub>	V
Input Auto Balance						
Capture Range	CPR			±5		dB
Error Correction	CER			±4		dB
Adaptive Matrix						
Output Level Accuracy Relative to C ch	△Vol	L, R, S' ch out	−0.5	0.0	0.5	dB
Matrix Rejection Relative	MR	L, R, C, S' ch out	25	40		dB
Headroom	HRAM	V <sub>CC</sub> =9V at THD=1%	15	17		dB
Total Harmonic Distortion	THDAM	L, R, C, S' ch out at 4ch mode		0.050	0.200	%
		L, R ch out at 2ch mode		0.002	0.050	%
Signal to Noise Ratio	SNAM	R <sub>g</sub> =0, weighted:CCIR/ARM at 4ch mode	75	80		dB
		L, R ch out at 2ch mode	93	100		dB
Noise Sequencer						
Output Noise Level	V <sub>no</sub>		−15	−12.5	−10.0	dB
Output Noise Level	△V <sub>no</sub>	L, R, S' ch out	−0.5	0.0	0.5	dB
Output Noise Level Accuracy Relative to C ch						

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
<b>Modified Noise B Type Noise Reduction</b>						
(0dBd reference is input level at NR-IN when S out is adjusted to 0dB (300mVrms/100Hz) with S ch trimmer level being 0dB)						
Voltage Gain	VGNR	Vin=0dBd, f=100Hz		9.0		dB
Decode Response 1	DEC1	Vin=0dBd, f=1.0kHz	-1.6	-0.1	1.4	dB
Decode Response 2	DEC2	Vin=-15dBd, f=1.4kHz	-3.0	-1.5	0.0	dB
Decode Response 3	DEC3	Vin=-20dBd, f=1.4kHz	-4.9	-3.4	-1.9	dB
Decode Response 4	DEC4	Vin=-40dBd, f=5.0kHz	-6.8	-5.3	3.8	dB
Total Harmonic Distortion	THDNR	Vin=0dBd, f=1kHz		0.070	0.300	%
Headroom	HRNR	Vin=9V at THD=1%	15	17		dB
Signal to Noise	SNNR	Rg=0, weighted : CCIR/ARM	73	78		dB
<b>Other Surround</b>						
Total Harmonic Distortion	THDOS	Vin=0dBd, f=1kHz L+R, L-R Output		0.050	0.200	%
Headroom	HROS	Vcc=9V at THD=1% L+R, L-R Output	15	17		dB
Signal to Noise	SNOS	Rg=0, weighted : CCIR/ARM L+R, L-R Output	75	80		dB
Adder Gain	AG			0		dB
<b>C.S Channel Trimmer</b>						
Full Scale	FS	Digital Input= -31dB	-34	-31	-28	dB
Non Linearity (Note 1)	NL	Digital Input=-1, -2, -4, -8, -16dB	-0.5	0.0	0.5	dB
<b>Optional Digital Output (AUX1, AUX2)</b>						
Low Level Voltage	VOL	Sink Current=0.8mA, VDD=5V		0.6	1.0	V
High Level Voltage	VOH	Source Current=0.5mA, VDD=5V	3.5	4.0		V
<b>Control Timing</b>						
SCK Clock Width	t1	SCK	50			μS
REQ Set-up Time	t2	REQ-SCK	25			μS
REQ Hold Time	t3	REQ-SCK	25			μS
Data Set-up Time	t4	SCK-DATA	25			μS
Data Hold Time	t5	SCK-DATA	25			μS

(Note 1)  $NL = A \cdot B / D - C$

- A : Measured gain value in full scale
- B : Digital input value
- C : Measured gain value of digital input
- D : Full scale value

(Note 2) Control Timing



## SINGLE CHIP DIGITAL DELAY IC

## ■ GENERAL DESCRIPTION

NJU9702 is a single chip digital delay LSI designed for Dolby Pro-logic or other types surround processor.


It consists of 16k SRAM, input/output filter, A/D D/A converters and control logic.

The A/D and D/A converter is using a ADM (Adaptive Delta Modulation) method. Consequently, it is realized low noise and low distortion.


The delay time can select from 64 mode of 0.5ms to 32.8ms in 0.5ms step, according to the application.

Furthermore, the NJU9702 has a sleep mode, mute function, and power on initialization function which perform low current consumption in the sleep mode, muting on/off control and power on initialization.

## ■ PACKAGE OUTLINE



NJU9702D




N.J1197026


## ■ FEATURES

- ADM (Adaptive Delta Modulation) Method A/D and D/A Converter
- Low Noise and Low Distortion (No=95[dBV] TYP., THD=0.2[%] TYP.)
- 64 Delay Time Modes From 0.5ms To 32.8ms In 0.5ms step
- Low Current Consumption In Sleep Mode
- Input/Output Filter Built-in (Required External CR)
- A/D, D/A Converter Built-in (Required External CR)
- 16K SRAM (Internal)
- Power on initialization
- Oscillation Circuit
- Package Outline DIP24, SOP24
- C-MOS Technology

## ■ PIN CONFIGURATION




### ■ BLOCK DIAGRAM



■ TERMINAL DESCRIPTION

NO.	SYMBOL	FUNCTIONS		
1	V <sub>DD</sub>	Voltage Supply for Digital Block V <sub>DD</sub> =5[V]		
11	DGND	Digital GND DGND=0[V]		
24	V <sub>CC</sub>	Voltage Supply for Analog Block V <sub>CC</sub> =5[V]		
12	AGND	Analog GND AGND=0[V]		
19	REF	Analog Refernece Voltage REF=1/2 · V <sub>CC</sub>		
2	X <sub>IN</sub>	Oscillator Input Terminal		
3	X <sub>out</sub>	Oscillator Output Terminal	Connects to 2MHz ceramic Oscillator	
4	REQ	Data Request Input Terminal		
5	SCK	Serial Data Shift Clock Input Terminal		
6	DATA	Serial Data Input Terminal		
7	IDSW	ID Switch (ID Code When Connect to the Common Bus)		
8	IDFLAG	ID Flag (Data Input Confirmation and Serial Data Output)		
18	CC1	Current Control 1 Modulator	ADM Controller	
17	CC2	Current Control 2 Demodulator		
9, 10	TEST1, 2	Test Terminal (Normally Connects to the GND)		
23	LPF1IN	Lowpass Filter 1 Input	Input Side	Constitute a Lowpass Filter with external C and R.
22	LPF1OUT	Lowpass Filter 1 Output		
14	LPF2IN	Lowpass Filter 2 Input	Output Side	
13	LPF2OUT	Lowpass Filter 2 Output		
20	OPI1N	OP-AMP 1 Input	Input Side	Constitute a Integrator with external C.
21	OPIOUT	OP-AMP 1 Output		
16	OP2IN	OP-AMP 2 Input	Output Side	
15	OP2OUT	OP-AMP 2 Output		



## ■ FUNCTION DESCRIPTION

The sampling frequency (fs) is 500KHz when master clock frequency is 2MHz.


### 1) Data Format and Setting

The delay time is set by serial data.

The serial data is written into the NJU9702 synchronized by falling edge of shift clock (SCK) and the last 12 bit is effective before the data request (REQ) rising edge.

The time chart of serial data input is shown as follows.

In order to avoid the shock noise output at the delay time setting, mute function using is recommended.



(note1)

When the corresponding DATA of ID code (refer 5) input to the NJU9702 during the REQ signal is "High", the DATA changed because of the NJU9702 always loading the latest 12-bit data.

Therefore following three operation methods are required when serial data input.

- Fix the DATA terminal to "High" or "Low" except data setting period.
- Fix the REQ terminal to "Low" except data setting period.
- Fix the SCK terminal to "High" or "Low" after 12-bit data input.

(note2)

To use the mute after setting the delay time to avoided the shock noise.

### 2) Sleep Mode Setting

The sleep mode can be set by writing the code "1" (H level) to the Sleep bit of the serial data.

The sleep mode performs ① output muting, ② stop the internal clock, ③ stop the memory operation and put a low current consumption mode. Normally, this Sleep bit must be "0" (L level).

In order to avoid the shock noise output when the sleep mode released, mute function using is recommended.

SLEEP	MODE	FUNCTIONS
0	NORMAL	Normal operation
1	SLEEP	①Output Muting ② Stop the Internal Clock ③ Stop the Memory Operation



## 3) Delay Time Setting

64 kind of delay time from 0.5ms to 32.8ms in 0.5ms is set by D1 to D6 of the serial data.

D6	D5	D4	D3	D2	D1	Delay T.	D6	D5	D4	D3	D2	D1	Delay T.
0	0	0	0	0	0	0.5	1	0	0	0	0	0	16.9
				1	1	1.0					0	1	17.4
				0	0	1.5					1	0	17.9
				1	1	2.0					1	1	18.4
			1	0	0	2.6					0	0	18.9
				1	1	3.1					1	1	19.5
				0	0	3.6					0	0	20.0
				1	1	4.1					1	1	20.5
		1	0	0	0	4.6					0	0	21.0
				1	1	5.1					1	1	21.5
				0	0	5.6					0	0	22.0
				1	1	6.1					1	1	22.5
			1	0	0	6.7					0	0	23.0
				1	1	7.2					1	1	23.6
				0	0	7.7					1	0	24.1
				1	1	8.2					1	1	24.6
	1	0	0	0	0	8.7					0	0	25.1
				1	1	9.2					1	1	25.6
				0	0	9.7					1	0	26.1
				1	1	10.2					1	1	26.6
			1	0	0	10.8					0	0	27.1
				1	1	11.3					1	1	27.6
				0	0	11.8					1	0	28.2
				1	1	12.3					1	1	28.7
		1	0	0	0	12.8					0	0	29.2
				1	1	13.3					1	1	29.7
				0	0	13.8					1	0	30.2
				1	1	14.3					1	1	30.7
			1	0	0	14.8					0	0	31.2
				1	1	15.4					1	1	31.7
				0	0	15.9					1	0	32.3
				1	1	16.4					1	1	32.8

#### 4) Mute Setting

The mute mode can be set by writing the code "1" (H level) to the Mute bit of the serial data. Normally, this Mute bit must be "0" (L level).

MUTE	MODE	FUNCTIONS
0	NORMAL	Normal operation
1	SLEEP	Output Muting

#### 5) ID Code Setting

The access froms the controller (CPU) is recognized the ID code input. It is useful when the NJU9702 connect the common bus together with other LSI (s). The IDSW can select the prefixed ID code. If the other LSI using the ID code system and setting the same code already, please select other code by using this SW (IDSW).

CONDITIONS	CODE SELECTION TERM.	ID CODE			
	IDSW	ID1	ID2	ID3	ID4
1	0	0	0	1	0
2	1	0	0	1	1


(note) ID code input except mentiond above, the NJU9702 can not be receive any data. In this case, the NJU9702 stil keeping the condition input before.

#### 6) IDFLAG

IDFLAG is terminal to check the setting of delay time and the setting conditions.

When the serial data is received by the NJU9702, the IDFLAG terminal output "H" level for controller (CPU)'s confer-mation.

After serial data writting, except the ID code (Sleep, D1 to D6, and Mute) can read out for checking. When the read out, ① set the "L" level of the request signal (REQ), ② input the clock signal are required, The data is output synchronized by the rising edge of the clock signal. The ID code can not read out even if over 8 clock input.






## 7)Reset Function

NJU9702 performs power-on-initialization when turn on the power. After 120ms passed the turn at the condition of  $V_{CC}=5V$ , Capacitor connecting to the REF terminal= $4.7\mu F$ , it is released automatically. The 20.0ms delay time is set by the power-on-initialization.

The reset period of NJU9702 depends on an on-chip resistance "R" and a capacitor connected REF terminal. Next expression can compute the reset time.

$$\text{Reset Time} = 2.5 \times C (\mu F)$$



Condition :  $V_{CC}=5V$ ,  $C=4.7\mu F$  (REF terminal)

## (REMARKS)

The NJU9702 needs to work a MUTE function for interruption that shock noise occurs when RESET is released.

The NJU9702 needs to supply a power to  $V_{DD}$  in advance or at the mean time with other power source  $V_{CC}$ . If a power supplying sequence is not performed correctly, then power-on-initialization dose not work correctly.

# ■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V <sub>DD</sub>	6.5	V
	V <sub>CC</sub>	6.5	V
Operating Current	I <sub>CC</sub>	100	mA
Power Dissipation	P <sub>D</sub>	500	mW
Operating Temperature Range	T <sub>opr</sub>	-20 ~ +75	°C
Storage Temperature Range	T <sub>stg</sub>	-40 ~ +125	°C

(note) V<sub>DD</sub> should be rise up before V<sub>CC</sub> or same time. Otherwise power-on-initialization may not be operate correctly.

# ■ RECOMMENDED OPERATING CONDITIONS

(V<sub>I</sub>=5V, Ta=25°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Operating Voltage	V <sub>DD</sub>		4.5	5.0	5.5	V
	V <sub>CC</sub>		4.5	5.0	5.5	V
Clock Frequency	f <sub>ck</sub>			2.0		MHz
Input Voltage "H"	V <sub>IH</sub>		0.7V <sub>DD</sub>		V <sub>DD</sub>	V
Input Voltage "L"	V <sub>IL</sub>		0	—	0.3V <sub>DD</sub>	V
Serial Clock	f <sub>sck</sub>		—	—	4.0	MHz

# ■ ELECTRICAL CHARACTERISTICS


(V<sub>DD</sub>=V<sub>CC</sub>=5V, f=1kHz, V<sub>O</sub>=200mVrms, Ta=25°C)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Operating Current	I <sub>CC</sub>	No Signal	—	16	35	mA
Voltage Gain	G <sub>V</sub>	R <sub>L</sub> =47KΩ	-3.5	-0.5	2.5	dB
Max. Output Voltage	V <sub>Omax</sub>	THD=10%	0.7	1	—	Vrms
Output Distortion	THD	30kHz LPF	—	0.2	1.0	%
Output Noise Voltage	No	DIN-AUDIO	—	-95	-75	dBV
Supply Voltage Rejc. Ratio	SVRR	V <sub>CC</sub> =20dBV, f=100Hz	—	-40	-25	dB
Frequency Characteristics	f	-3dB, V <sub>O</sub> =100mVrms	—	7	—	kHz


SERIAL DATA TIMING

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
SCK Clock Width	t1	250	—	—	ns
SCK Duty	ds	40	50	60	%
Data Set-up Time	t2	100	t1/2	—	ns
Data Hold Time	t3	100	t1/2	—	ns
REQ Hold Time	t4	100	—	—	ns
REQ "H" Pulse Width	t5	100	—	—	ns
SCK Set-up Time	t6	100	—	—	ns


TIMING CHART



■ APPLICATION CIRCUIT(1) (Combined with NJM2177)



■ APPLICATION CIRCUIT(2) (Combined with NJW1102)



---

VIDEO

---

5



NJRC		EQUVALENT PRODUCTS BY OTHER COMPANIES		
FUNCTIONS	TYPES	MITSUMI	ROHM	OTHERS
VIDEO AMPLIFIER	NJM592D			NE592N14
	NJM592M			NE592DH
	NJM592D8			NE592N8
	NJM592M8			NE592DE
	NJM2267D			
	NJM2267M			
	NJM2267V			
	NJM2268D			
	NJM2268M			
	NJM2268V			
VIDEO SWITCH	NJM2233BD	LVA521D		
	NJM2233BM	LVA521F		
	NJM2233BL	LVA521S *1	BA7001	
	NJM2234D	LVA522D		
	NJM2234M	LVA522F		
	NJM2234L	LVA522S *1		
	NJM2235D	LVA523D		
	NJM2235M	LVA523F		
	NJM2235L	LVA523S *1		
	NJM2243D	LVA524D		
	NJM2243M	LVA524F		
	NJM2243L	LVA524S *1		
	NJM2244D	LVA525D		
	NJM2244M	LVA525F		
	NJM2244L	LVA525S *1		
	NJM2245D	LVA526D		
	NJM2245M	LVA526F	BN7611N	
	NJM2245L	LVA526S *1		
	NJM2246D			
	NJM2246M		BA7611AN	
	NJM2246L		BA7021	
	NJM2273S		BA7602	
	NJM2279D		BA7602F	
	NJM2279M		BA7609	
	NJM2283D		BA7609F	
	NJM2283M		BA7607	
	NJM2284D		BA7607F	
	NJM2284M		BA7603	
	NJM2285D		BA7603F	
	NJM2285M			
	NJM2286D			
	NJM2286M			
	NJM2293D			
	NJM2293M			
	NJM2503D			
	NJM2503M			
	NJM2506D			
	NJM2506M			
	NJM2508D			
	NJM2508M			
	NJM2533D	LVA521D		
	NJM2533M	LVA521F		
	NJM2533L	LVA521S *1	BA7001	
	NJM2533V			
	NJM2534D	LVA522D		
	NJM2534M	LVA522F		
	NJM2534L	LVA522S *1		
	NJM2534V			
	NJM2535D	LVA523D		
	NJM2535M	LVA523F		
	NJM2535L	LVA523S *1		
	NJM2535V			
MODULATOR	NJM1372AD			MC1372
	NJM2208D			



# VIDEO SIGNAL ICs CROSS REFERENCE

NJRC		EQUIVALENT PRODUCTS BY OTHER COMPANIES		
FUNCTIONS	TYPES	MITSUMI	ROHM	OTHERS
FREQUENCY MULTIPLIER	NJM2228D NJM2228M NJM2228S NJM2238D NJM2238M NJM2238S NJM2240D NJM2240M NJM2240S			
SUPER INPORSER	NJM2247AM NJM2247BM NJM2248D NJM2248M NJM2248L NJM2249D NJM2249M NJM2249L NJM2256M NJM2262M NJM2263D NJM2263M NJM2263L NJM2264D NJM2264M NJM2264L NJM2265D NJM2265M NJM2265L NJM2266D NJM2266M NJM2266L NJM2509V			
SYNCHRONOUS SIGNAL	NJM2220S NJM2229M NJM2229S NJM2230M NJM2257D NJM2257M			
OTHERS	ADDER	NJM2207D NJM2207M NJM2207S NJM2217D NJM2217L		
	NOISE REDUCER	NJM2210D NJM2210M NJM2224M		
	ON SCREEN DISPLAY	NJM2214L NJM2252L		
	AUTO IRIS	NJM2225M NJM2225S		
	PICTURE ENHANCER	NJM2209M NJM2209S		
	HUE TINT CONTROLLER	NJM2255D		
	EQUALIZER	NJM2258L		

## VIDEO AMPLIFIER

## ■ GENERAL DESCRIPTION


The NJM592 is a video amplifier of differential input and differential output.

The NJM592 is suitable for a preamplifier of memory equipment and video and pulse signal amplifier.


## ■ FEATURES

- Operating Voltage  $(\pm 3V \sim \pm 8V)$
- Wide Frequency Range  $(40\text{MHz}, 90\text{MHz typ.})$
- Differential Input, Differential Output.
- With Gain Select Terminal
- Package Outline DIP 8/14, DMP8/14, SSOP 8/14.
- Bipolar Technology


## ■ PACKAGE OUTLINE



NJM592D



NJM592M



NJM592D8



NJM592M8





NJM592V8




NJM592V

## ■ PIN CONFIGURATION




## ■ EQUIVALENT CIRCUIT



## ■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V <sup>+</sup> /V <sup>-</sup>	±8	V
Differential Input Voltage	V <sub>DIEF</sub>	±5	V
Common Mode Input Voltage	V <sub>CM</sub>	±6	V
Output Current	I <sub>O</sub>	10	mA
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C
Power Dissipation	P <sub>D</sub>	(DIP14) 500	mW
		(DMP14) 300	mW
		(SSOP14) 300	mW
		(DIP8) 500	mW
		(DMP8) 300	mW
		(SSOP8) 250	mW



■ ELECTRICAL CHARACTERISTICS

(Ta=25°C, V<sup>+</sup>=±6V, V<sub>CM</sub>=0)

PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Differential Voltage Gain1 (note 1)	R <sub>L</sub> = 2kΩ, V <sub>OUT</sub> = 3V <sub>P-P</sub>	250	400	600	V/V
Differential Voltage Gain2 (note 2, 4)		80	100	120	
Bandwidth Gain1 (note 1)		—	40	—	MHz
Bandwidth Gain2 (note 2, 4)		—	90	—	
Rise Time Gain1 (note 1)	V <sub>OUT</sub> = 1V <sub>P-P</sub>	—	10.5	—	ns
Rise Time Gain2 (note 2, 4)		—	4.5	—	
Propagation Delay Gain1 (note 1)	V <sub>OUT</sub> = 1V <sub>P-P</sub>	—	7.5	—	ns
Propagation Delay Gain2 (note 2, 4)		—	6.0	—	
Input Resistance Gain1 (note 1)		—	4.0	—	kΩ
Input Resistance Gain2 (note 2, 4)		—	30	—	
Input Capacitance Gain2 (note 2, 4)		—	2.0	—	pF
Input Offset Current		—	0.4	5.0	μA
Input Bias Current		—	9.0	30	μA
Input Noise Voltage	BW = 1kHz~10MHz	—	12	—	μV <sub>rms</sub>
Input Voltage Range		—	—	±1.0	V
Common Mode Rejection Ratio Gain2 (note 4)	V <sub>CM</sub> = ±1V, f < 100kHz	60	86	—	dB
Common Mode Rejection Ratio Gain2 (note 4)	V <sub>CM</sub> = ±1V, f = 5MHz	—	60	—	
Supply Voltage Rejection Ratio Gain2 (note 4)	ΔV <sup>+</sup> /V <sup>+</sup> = ±0.5V	50	70	—	dB
Output Offset Voltage Gain1 (note 1)	R <sub>L</sub> = ∞	—	—	1.5	V
Output Offset Voltage Gain2 (note 2, 4)	R <sub>L</sub> = ∞	—	—	1.5	
Output Offset Voltage Gain3 (note, 3)	R <sub>L</sub> = ∞	—	0.35	0.75	
Output Common Mode Voltage	R <sub>L</sub> = ∞	2.4	2.9	3.4	V
Output Voltage Swing	R <sub>L</sub> = 2kΩ	3.0	4.0	—	V
Output Resistance		—	20	—	Ω
Operating Current	R <sub>L</sub> = ∞	—	18	24	mA






(note 1): Gain select pins G<sub>1A</sub> and G<sub>1B</sub> connected together. (Gain1)

(note 2): Gain select pins G<sub>2A</sub> and G<sub>2B</sub> connected together. (Gain2)


(note 3): All gain select pins open.

(note 4): Apply to only 14 pin package.




## TYPICAL CHARACTERISTICS





## Differential Voltage Gain Adjustment Circuit



■ TYPICAL CHARACTERISTICS




## ■ TEST CIRCUIT



## ■ TYPICAL APPLICATION

### Basic circuit



$$\frac{V_o(s)}{V_i(s)} \cong \frac{1.4 \times 10^4}{Z(s) + 2r_e}$$


$$\cong \frac{1.4 \times 10^4}{Z(s) + 32}$$

### Filter Network


Z NETWORK	FILTER TYPE	$\frac{V_o(s)}{V_i(s)}$ TRANSFER FUNCTION
	LOW PASS	$\frac{1.0 \times 10^4}{L} \left[ \frac{1}{s + R/L} \right]$
	HIGH PASS	$\frac{1.4 \times 10^4}{R} \left[ \frac{s}{s + 1/RC} \right]$
	BAND PASS	$\frac{1.4 \times 10^4}{L} \left[ \frac{s}{s^2 + R/L s + 1/LC} \right]$
	BAND REJECT	$\frac{1.4 \times 10^4}{R} \left[ \frac{s^2 + 1/LC}{s^2 + 1/LC + s/RC} \right]$

(note): R includes  $2r_e$  ( $\approx 32\Omega$ )

### Disk/Tape Phase Modulated Readback Systems



### Differentiation with High Common Mode Noise Rejection





## TV VIDEO MODULATOR


## ■ GENERAL DESCRIPTION

The NJM1372A is an integrated circuit to be used to generate an RF TV signal from baseband color-difference and luminance signals.

The NJM1372A contains a chroma subcarrier oscillator, lead and lag network, a quasi-quadrature suppressed carrier DSB chroma modulator, an RF oscillator and modulator, and a TTL compatible clock driver with adjustable duty cycle.

This device may also be used as a general-purpose modulator with a variety of video signal generating devices such as video games, test equipment, video type recorders, etc.

## ■ PACKAGE OUTLINE




NJM1372AD


## ■ FEATURES

- Operating Voltage (+4.75V~+5.25V)
- Acts by Digital Control Signal
- Minimal External Components
- Composite Video Signal Generation Capability
- Low Power Dissipation
- Linear Chroma Modulators for High Versatility
- Ground-Referenced Video Prevents Over-modulation
- Package Outline DIP-14
- Bipolar Technology

## ■ PIN CONFIGURATION



## ■ BLOCK DIAGRAM





## ■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V <sup>+</sup>	8	V
Power Dissipation	P <sub>D</sub>	700	mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C

## ■ ELECTRICAL CHARACTERISTICS

(Ta=25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Voltage	V <sup>+</sup>		4.75	5.0	5.25	V
Operating Current	I <sub>CC</sub>		—	25	—	mA

### Chroma Oscillator/Clock Driver (TC1)

Output Voltage	V <sub>OL</sub>		—	—	0.4	V
Output Voltage	V <sub>OH</sub>		2.4	—	—	V
Rise Time	t <sub>r</sub>	V <sub>i</sub> =0.4 → 2.4V	—	—	50	ns
Fall Time	t <sub>f</sub>	V <sub>i</sub> =2.4 → 0.4V	—	—	50	ns
Duty Cycle Adjustment Range	V <sub>aj</sub>	THreshold Voltage V <sub>1</sub> =1.4V	40	—	60	%
Inherent Duty Cycle	V <sub>OD</sub>		—	50	—	%


### Chroma Modulator (TC1)

Input Common Voltage Range		Pin 5, 6, 7	0.8	—	2.3	V
Oscillator Feedthrough	CL	Pin 8	—	15	31	mV
Modulation Angle	C <sub>θ</sub>	θ <sub>8</sub> (V <sub>7</sub> =2.0V)-θ <sub>8</sub> (V <sub>5</sub> =2.0V)	85	100	115	degree
Conversion Gain	G <sub>CC</sub>	V <sub>g</sub> /(V <sub>7</sub> -V <sub>6</sub> ); V <sub>g</sub> /(V <sub>5</sub> -V <sub>6</sub> )	—	0.8	—	V <sub>p-p</sub> /V
Input Current	I <sub>i</sub>	Pin 5, 6, 7	—	—	-20	μA
Input Resistance	R <sub>i</sub>	Pin 5, 6, 7	100	—	—	kΩ
Input Capacitance	C <sub>i</sub>	Pin 5, 6, 7	—	—	5	pF
Chroma Modulator Linearity	L <sub>cm</sub>	Pin 8; V <sub>3</sub> =1 → 2 V; V <sub>7</sub> =1 → 2V	—	4.0	—	%


### RF Modulator (Test Circuit 2)

Luma, Input Dynamic Range		Pin 9 (TC2)	0	—	1.5	V
RF Output Voltage	V <sub>RF</sub>	f=67.25MHz, V <sub>g</sub> =1.0V (TC1)	—	30	—	mVrms
Luma Conversion Gain	G <sub>LV</sub>	(ΔV <sub>12</sub> /ΔV <sub>g</sub> ; V <sub>g</sub> =0.1 → 1.0V) (TC2)	—	0.7	—	V/V
Chroma Conversion Gain	G <sub>CV</sub>	(ΔV <sub>12</sub> /ΔV <sub>10</sub> ; V <sub>10</sub> =1.5V <sub>pp</sub> , V <sub>g</sub> =1.0V) (TC2)	—	0.9	—	V/V
Chroma Linearity	L <sub>C</sub>	Pin 12 V <sub>10</sub> =1.5V <sub>pp</sub> (TC2)	—	1.0	—	%
Luma Linearity	L <sub>L</sub>	Pin 12 V <sub>g</sub> =0 → 1.5V (TC2)	—	2.0	—	%
Input Current	I <sub>i</sub>	Pin 9	—	—	-20	μA
Input Resistance	R <sub>i</sub>	Pin 10	—	800	—	Ω
Input Resistance	R <sub>i</sub>	Pin 9	100	—	—	kΩ
Input Capacitance	C <sub>i</sub>	Pin 9, 10	—	—	5	pF
Output Current	I <sub>o</sub>	Pin 12 (TC2)	—	0.9	—	mA
Residual 920kHz	B	Pin 12 V <sub>g</sub> =1V (TC1)	—	50	—	dB
		V <sub>C</sub> =300mV/3.58MHz; V <sub>S</sub> =250mV/4.5MHz				


## ■ TYPICAL APPLICATION CIRCUIT



## TEST CIRCUIT 1



## TEST CIRCUIT 2



## VIDEO SUPER IMPOSER

## ■ GENERAL DESCRIPTION

The NJM2207 is video signal superimposer, with synchronous separation circuit, vertical synchronous reproduce circuit and two video high performance switches for switching from video signal to character signal and background signal.

The NJM2207 is suitable for simply indicating the date time, TV channel and others.


## ■ FEATURES

- Operating Voltage (+4.75V~+13V)
- With Synchronous Separation Circuit
- With Vertical Synchronous Reproduce Circuit
- Package Outline DIP-14, DMP-14, ZIP-16
- Bipolar Technology

## ■ RECOMMENDED OPERATING CONDITION

- Operating Voltage 4.75~13V

## ■ PACKAGE OUTLINE



## ■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V*	17	V
Power Dissipation	P <sub>D</sub>	(ZIP16) 500	mW
		(DIP14) 700	mW
		(DMP14) 300	mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C

## ■ ELECTRICAL CHARACTERISTICS

(Ta=25°C, V\*=5V)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Current	I <sub>CC</sub>		—	6.5	9	mA

Video Signal Processing Section (Video Input 2V<sub>pp</sub>, Source Resistance=75Ω)

OFF-SET Voltage (Back-ground Input)	V <sub>BOS</sub>	Cross Voltage In Ext. 10kΩ Resistor	—	—	0.1	V
OFF-SET Voltage (Char. Input)	V <sub>COS</sub>	Cross Voltage In Ext. 10kΩ Resistor.	—	—	0.1	V
OFF-Voltage (Background Cont. Input)	V <sub>BL</sub>		—	—	0.4	V
OFF-Voltage (Char. Cont Input)	V <sub>CL</sub>		—	—	0.4	V
ON-Voltage (Background Cont. Input)	V <sub>BH</sub>		2.0	—	—	V
ON-Voltage (Char. Cont. Input)	V <sub>CH</sub>		2.0	—	—	V
Transfer Gain	G <sub>V</sub>	R <sub>L</sub> =5kΩ	-1	—	+1	dB
Frequency Response	G <sub>f</sub>	f=10MHz, R <sub>L</sub> =5kΩ	—	-0.2	—	dB
Crosstalk In Each Signal	C <sub>T</sub>	Video Input (f=3.58MHz)	—	50	—	
		Background Input (f=3.48MHz)				
		Char. Input (f=3.68MHz)				
		Each Signal. is Sine-Wave R <sub>L</sub> =5kΩ				
Video Differential Phase	DP	R <sub>L</sub> =5kΩ	—	—	3	Deg
Video Differential Gain	DG	R <sub>L</sub> =5kΩ	—	—	3	%

## ELECTRICAL CHARACTERISTICS SYNC. SEPARATION SECTION


(Ta=25°C, V\*=5V)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
*Sync. Sepa. Input Threshold Voltage	$V_{ISP}$	Source Resistance $R_g=75\Omega$	100	140	180	mV
H-Sync. High Level	$V_{HH1}$	$R_L=100k\Omega$ Pin 3 (13)	4.0	—	—	V
H-Sync. High Level	$V_{HH2}$	$R_L=2.2k\Omega$ Pin 3 (13)	3.6	4.1	—	V
H-Sync. Low Level	$V_{HL}$	$R_L=2.2k\Omega$ Pin 3 (13)	—	—	0.1	V
H-Sync. High Level	$V_{HH}$	$R_L=100k\Omega$ Pin 4 (14)	4.9	—	—	V
H-Sync. Low Level	$V_{HL}$	$R_L=100k\Omega$ Pin 4 (14)	—	—	0.3	V
V-Sync. High Level	$V_{VH1}$	$R_L=100k\Omega$ Pin 7 (2)	4.0	—	—	V
V-Sync. High Level	$V_{VH2}$	$R_L=10k\Omega$ Pin 7 (2)	3.6	4.1	—	V
V-Sync. Low Level	$V_{VL}$	$R_L=10k\Omega$ Pin 7 (2)	—	—	0.1	V
V-Sync. High Level	$V_{VH}$	$R_L=100k\Omega$ Pin 9 (4)	4.9	—	—	V
V-Sync. Low Level	$V_{VL}$	$R_L=100k\Omega$ Pin 9 (4)	—	—	0.3	V
Schmitt Trigger						
Threshold High Level	$V_{VTH}$	Pin 5 Input Voltage (1)	1.9	2.1	2.3	V
Threshold Low Level	$V_{VTL}$	Pin 5 Input Voltage (1)	1.1	1.3	1.5	V


(Note) : ( ) to DIP-14/DMP-14

\* A version (100mV Typ.)

## TEST CIRCUIT



## TYPICAL APPLICATION



Note 1: Pin Connection to ZIP-16 (Pin 2, Pin 15: NC). ( ) to DIP-14/DMP-14

Note 2: Syn. Sepa. Input Threshold voltage increases 40mV (typ.) when putting 1MΩ in to Pin 1 (Pin 12).

## ■ PRINCIPLE OF CHARACTER SUPERIMPOSER

Basic principle is shown at Fig. 1.

Usual TV has video (composite) signal output and input terminals to connect VCR or others. There is all information about picture on video composite signal (Ref. to Fig. 2). Its time signal of horizontal and vertical synchronous signal indicates the brighten place of TV tube. For brightening TV tube regardless video signal, the video input signal has to be switched to DC level (luminance level) on that scanning time. On this method, character is shown with background of usual picture.

Fig.1 Principle of Character Superimposer





Fig.2 Composite Video Signal





# ■ CIRCUIT CONFIGURATION

Date superimposer circuit configuration on TV is shown at Fig. 3. The NJM2207 includes video switches which convert, usual video signal (horizontal and vertical synchronous signal, video) to signal, of superimposed character given by character generator.




Fig.3 Typical circuit of date superimposer



## TV VIDEO MODULATOR


## ■ GENERAL DESCRIPTION

The NJM2208, an integrated circuit used to generate an RF TV signal from baseband color-difference and luminance signals.

The NJM2208 contains a chroma subcarrier oscillator, 3.58MHz oscillator, 4.5MHz oscillator, 3.58MHz lead and lag network, an RF oscillator, sound carrier oscillator, and a TTL compatible clock driver with adjustable duty cycle.

This device may also be used as a general-purpose modulator with a variety of video signal generating devices such as video games, test equipment, video tape recorders, etc.

## ■ PACKAGE OUTLINE




NJM2208D

## ■ FEATURES

- Operating Voltage (+4.75V~+5.25V)
- Acts by Digital Control Signal
- Single 5.0 Vdc Supply Operation for NMOS and TTL Compatibility
- Minimal External Components
- Low Power Dissipation
- Linear Chroma Modulators for High Versatility
- Composite Video Signal Generation Capability
- Ground-Referenced Video Prevents Overmodulation
- Internal Sound Carrier Oscillator
- Video Signal Encoder Capability
- Package Outline DIP16
- Bipolar Technology

## ■ PIN CONFIGURATION



## ■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V*	8	V
Power Dissipation	P <sub>D</sub>	700	mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C

## ■ ELECTRICAL CHARACTERISTICS

(Ta=25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Voltage	V*		4.75	5.0	5.25	V
Operating Current	I <sub>CC</sub>		—	26	—	mA

### Chroma Oscillator/Clock Driver/Sound Oscillator(Test Circuit 1)



Chroma Output Voltage	V <sub>OL</sub>		—	—	0.4	V
Chroma Output Voltage	V <sub>OH</sub>		2.4	—	—	V
Rise Time	t <sub>r</sub>	0.4 → 2.4V	—	—	50	ns
Fall Time	t <sub>f</sub>	2.4 → 0.4V	—	—	50	ns
Duty Cycle Adjustment Range	V <sub>aj</sub>	Threshold Voltage V <sub>1</sub> =1.4V, V <sub>3</sub> =1.2~5V	40	—	60	%
Inherent Duty Cycle	V <sub>OD</sub>		—	50	—	%
Sound Oscillator Output Voltage	V <sub>SO</sub>	Pin 9 SW 1 ON	3.0	4.0	5.0	V <sub>p-p</sub>

### Chroma Modulator (Test Circuit 1)

Input Common Mode Voltage Range		Pin 5, 6, 7	0.8	—	2.3	V
Oscillator Feedthrough	CL	Pin 10	—	15	31	mV
Modulation Angle	C <sub>θ</sub>	θ <sub>10</sub> (V <sub>7</sub> =2.0V) - θ <sub>10</sub> (V <sub>5</sub> =2.0V)	85	100	115	degree
Conversion Gain	G <sub>CC</sub>	V <sub>10</sub> /(V <sub>7</sub> -V <sub>6</sub> ) : V <sub>10</sub> /(V <sub>5</sub> -V <sub>6</sub> )	—	0.6	—	V <sub>p-p</sub> /V
Input Current	I <sub>i</sub>	Pin 5, 6, 7	—	—	-20	μA
Input Resistance	R <sub>i</sub>	Pin 5, 6, 7	100	—	—	kΩ
Input Capacitance	C <sub>i</sub>	Pin 5, 6, 7	—	—	5	pF
Chroma Modulator Linearity	L <sub>cm</sub>	Pin 10; V <sub>5</sub> =1 → 2V; V <sub>7</sub> =1 → 2V	—	4.0	6	%

### RF Modulator (Test Circuit 2)

Luma Input Dynamic Range		Pin 11 (TC2)	0	—	1.5	V
RF Output Voltage	V <sub>RF</sub>	f=67.25MHz, V <sub>11</sub> =1.0V (TC1)	15	30	—	mVrms
Luminance	G <sub>LV</sub>	(ΔV <sub>14</sub> /ΔV <sub>11</sub> :V <sub>11</sub> =0.1→1.0V) (TC2)	0.5	0.7	—	V/V
Chroma Conversion Gain	G <sub>CV</sub>	(ΔV <sub>14</sub> /ΔV <sub>12</sub> :V <sub>12</sub> =1.5V <sub>pp</sub> , V <sub>11</sub> =1.0V) (TC2)	0.7	0.9	1.2	V/V
Chroma Linearity	L <sub>C</sub>	Pin 14 V <sub>12</sub> =1.5V <sub>pp</sub> (TC2)	—	1.0	4.0	%
Luminance	L <sub>L</sub>	Pin 14 V <sub>11</sub> =0 → 1.5V (TC2)	—	2.0	5.0	%
Input Current	I <sub>i</sub>	Pin 11	—	—	-20	μA
Input Resistance	R <sub>i</sub>	Pin 12	—	800	—	Ω
Input Resistance	R <sub>i</sub>	Pin 11	100	—	—	kΩ
Input Capacitance	C <sub>i</sub>	Pin 11, 12	—	—	5	pF
Output Current	I <sub>o</sub>	Pin 14 (TC2)	—	0.9	—	mA
Residual 920kHz	B	Pin 14 V <sub>11</sub> =1V (TC1 SW1 ON) V <sub>C</sub> =300mVpp/3.58MHz V <sub>S</sub> =250mVpp/4.5MHz	—	50	—	dB



## ■ DESCRIPTION OF OPERATION

NJM2208 produces color difference signals and luminance signal from microcomputer output signals RGB, clock, and hold signals through the matrix circuit, and also produces the TV RF signal or video base band signal. Sound Carrier Input is also added to this IC, and a color TV RF modulator is composed by adding the video and sound carrier tank LC and crystal oscillator.

### ● Properties of TV waves

Fig. 2 shows the frequency band of TV RF signal. The band width of this signal is 6MHz, in which video signals (luminance signal and synchronous signals) are distributed with a video carrier wave of 4MHz. As a result, coarse images appear at about 0Hz, while fine images appear at about 4MHz. The color signals are distributed over a range of  $3.58\text{MHz} \pm 500\text{kHz}$  from the color carrier. These signals are not included in monochromatic images, of course.

The color signals conduct the perpendicular 2-phase modulation with suppressed carrier in order to avoid the interference with the video signals. Unlike in AM and FM systems, this system modulates the color signals with the color difference signals obtained by deviating the carrier phase by  $90^\circ$ .

The TV sound carrier signal is distributed over a range of  $4.5\text{MHz} \pm 25\text{kHz}$  later, the color signals are phase-modulated, and the sound carrier signal is FM-modulated in one channel, these signals overlap each other in a narrow band to be compatible with monochromatic TV, causing the TV waves to be complicated.

### ● RF modulator for color TV

Fig. 3 shows the basic operation circuit of NJM2208. Now, the operation will be described according to the production sequence of broadcast waves. A  $3.58\text{MHz}$  color carrier is oscillated by a crystal oscillator at pins 1 and 2. This output (pin 1) can be led as a microcomputer clock. Higher harmonic components are removed from this square waveform through a BPF (bandpass filter).

Then, two signals are produced from a  $3.58\text{MHz}$  sine wave. Of these signals, the LEAD signal is obtained by leading the phase by  $45^\circ$ , while the LAG signal is obtained by lagging the phase by  $45^\circ$  from the carrier phase by the CR constant in the IC, respectively. On the other hand, the color signals RGB are converted into two color difference signals  $E_{B-Y}$  and  $E_{R-Y}$  by the matrix circuit, and applied to pins 5 and 7. The LEAD wave is modulated and added by  $E_{B-Y}$ , while the LAG wave is modulated and added by  $E_{R-Y}$ . These chroma-modulated signals are output to pin 10. photo 1 shows the relationship between the color difference signals and the modulation output in case of color bars (TV quasi signal generation).

A sound carrier  $4.5\text{MHz}$  is oscillated by  $L_1$  connected to pin 9, and FM-modulated by the audio signal. Accordingly, a VHF (2ch) is oscillated in the LC tank circuit of pins 15 and 16 by inputting the color and sound modulation signals to pin 12 and also color luminance signals to pin 11, and the differential transistors in IC are switched by the VHF voltage to generate an RF signal by the AM modulation. Photo 2 shows individual waveforms.

The RF signal is obtained through  $75\Omega$  to match the TV antenna impedance. Photo 3 indicates the RF signal with the sound carrier signal super imposed.


Since signals are present in the VHF band, the PCB patterns should be not long at pins 15 and 16, and a bypass capacitor should be connected to the power supply without fail. In addition, three oscillation signals should be isolated enough from each other with a sufficient mounting section interval.

### ● Application to base band output

This IC can also be taken as the video base band output as well as the RF output. In order to convert the RGB output signals from the microcomputer into the color difference signals and luminance signal, they are converted by the matrix circuit and connected to the color input terminals of NJM2208. This IC serves as a color encoder. TV images become clear, because neither RF modulation nor RF demodulation is done. For this purpose, remove the LC from pins 15 and 16, and connect the diode instead, so that the differential voltage in IC is fixed to drive IC as an amplifier.

An  $1\text{k}\Omega$  video signal is obtained. However, since this video signal output voltage is low and its output impedance is high, the video signal is amplified through an operational amplifier.

**(Fig. 1) Application of video RF modulator (color encoder IC)**



**(Fig. 2) Frequency Spectrum In TV Wave**




Fig - 3 MODULATOR FOR COLOR TV.




Fig - 4 APPLICATION OF BASE-BAND OUTPUT




Photo-1 Color Difference Signals and Modulation Output by Color Bar




Photo-2 Video Luminance Signal and RF Output





Photo-3 RF Output with Sound Carrier Signal Superimposed





## VIDEO PICTURE ENHANCER

## ■ GENERAL DESCRIPTION

The NJM2209 is the video IC for quality improvement of the video picture to get high quality by rectifying the picture contour.

## ■ FEATURES

- Operating Voltage (+4.5V~+5.5V)
- By Differential Form, Picture Enhance
- at Minimal External Components
- Internal Switch of Hicough / Picture Enhance
- Package Outline SIP9, DMP14
- Bipolar Technology


## ■ RECOMMENDED OPERATING CONDITION

- Operating Voltage 4.5~5.5V

## ■ APPLICATION


- Upgrading of picture quality on VCR, personal computer and other video picture.

## ■ PIN CONFIGURATION



## PIN FUNCTION


- |                           |                        |
|---------------------------|------------------------|
| 1. Differential Output    | 6. Video Signal Output |
| 2. Frequency Compensation | 7. Differential Input  |
| 3. Video Signal Input     | 8. V <sup>+</sup>      |
| 4. Phase Delay            | 9. Control Input       |
| 5. GND                    |                        |



## PIN FUNCTION

- |                        |                           |
|------------------------|---------------------------|
| 1. Video Signal Output | 8. Frequency Compensation |
| 2. N.C.                | 9. N.C.                   |
| 3. Differential Input  | 10. Video Signal Input    |
| 4. V <sup>+</sup>      | 11. N.C.                  |
| 5. Control Input       | 12. Phase Delay           |
| 6. N.C.                | 13. GND                   |
| 7. Differential Output | 14. N.C.                  |

## ■ TEST CIRCUIT



■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V*	8	V
Power Dissipation	Pd	(DIP8) 500 (DMP8) 300	mW mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C

■ ELECTRICAL CHARACTERISTICS

(V\*=5V, Ta=25°C, Refer to Test Circuit)

PARAMETER	SYMBOL	SIGNAL INPUT PIN	TEST PIN	CONT. VOLTAGE	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Current	I <sub>CC</sub>			2.8V	No Input Signal	—	7.5	10	mA
Limiter Level (1)	LIM1	3	2	—	SYNC level>0.35V, Input Video Signal	0.23	0.27	0.31	V
Limiter Level (2)	LIM2	7	6	—	f=100kHz, 1V <sub>p-p</sub> Sine Wave Input	0.21	0.25	0.29	V
Control Amp Gain	H	G <sub>H</sub>	2	1	2.8V f=100kHz, 0.1V <sub>rms</sub> Sine Wave Input	-2	-0.9	0	dB
	M	G <sub>M</sub>	2	1	1.3V	-12	-10	-8	dB
	L	G <sub>L</sub>	2	1	0.45V G=20 log <sub>10</sub> V <sub>out</sub> /V <sub>IN</sub> (dB)	—	—	-28	dB
Add Amp Gain	7 pin input	G <sub>7</sub>	7	6	2.8V f=100kHz, 200mV <sub>p-p</sub> Sine Wave G=20 log <sub>10</sub> V <sub>OUT</sub> /V <sub>IN</sub> (dB)	-1.6	-0.6	0.4	dB
	3 pin input	G <sub>3</sub>	3	6	2.8V 1V <sub>p-p</sub> Video Signal Input G=20Log <sub>10</sub> V <sub>OUT</sub> /V <sub>IN</sub> (dB)	-1	0	+1	dB
Switch Cross Talk	C <sub>SW</sub>	4	6	2.8→0V	f=2MHz, 1V <sub>p-p</sub> Sine Wave C <sub>SW</sub> =20 log <sub>10</sub> V(0V)/V(2.8V) (dB)	—	-50	—	dB
Through Gain	G <sub>T</sub>	3	6	0V	1V <sub>p-p</sub> Video Signal Input G <sub>T</sub> =20 log <sub>10</sub> V <sub>OUT</sub> /V <sub>IN</sub> (dB)	-1	0	1	dB
Switch Control Threshold Voltage	V <sub>TH</sub>	4	6		f=100kHz, 1V <sub>p-p</sub> Sine Wave Input -40dB=20log <sub>10</sub> V <sub>OUT</sub> /V <sub>IN</sub>	0.2	0.3	0.4	V
Differential Gain(Note 1)	DG <sub>PC</sub>	3	6	2.8V	DGDP Tester	—	1	3	%
Differential Gain(Note 2)	DG <sub>T</sub>	3	6	0V	Video Signal 1V <sub>p-p</sub> (Stair Step)	—	0	3	%
6 PIN Voltage(Note 1)	V <sub>6PC</sub>		6	2.8V		—	1.8	—	V
6 PIN Voltage(Note 2)	V <sub>6T</sub>		6	0V		—	2.0	—	V






## VIDEO NOISE REDUCER

## ■ GENERAL DESCRIPTION

The NJM2210 is a video noise reducer IC of which operation is to reduce noise contained in video color and luminance signal and at the same time to correct outline of horizontal and vertical image signal.

The NJM2210 is suit for VCR camera especially.

## ■ PACKAGE OUTLINE



N.JM2210D



NJM2210M


## ■ FEATURES

- Operating Voltage (+4.75V~+5.25V)
- It can compose Combtype Filter, with CCD IH delay line by that connect with
- It can be useful as Switching Noise Reduce Mode and Enhance
- Mode that are because of to Comb type Filter
- Package Outline DIP8, DMP8
- Bipolar Technology


### ■ RECOMMENDED OPERATING CONDITION

- |                     |            |
|---------------------|------------|
| ● Operating Voltage | 4.75~5.25V |
|---------------------|------------|

## ■ PIN CONFIGURATION



### ■ TEST CIRCUIT



## ■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V*	8	V
Power Dissipation	P <sub>D</sub>	(SIP8) 500 (DMP8) 300	mW mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C









## ■ ELECTRICAL CHARACTERISTICS

(Ta=25°C, V\*=5V, F=100kHz)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Current	I <sub>CC</sub>		—	6.9	10	mA
Voltage Gain (Pin 8-Pin 2)	G <sub>V11</sub>	V <sub>I</sub> =4V V <sub>IN</sub> =100mV <sub>p.p</sub>	-1	0	+1	dB
	G <sub>V12</sub>	V <sub>I</sub> =0V V <sub>IN</sub> =100mV <sub>p.p</sub>	-11.5	-10	-8.5	
Voltage Gain (Pin 1-Pin 2)	G <sub>V21</sub>	V <sub>I</sub> =4V V <sub>IN</sub> =100mV <sub>p.p</sub>	—	-45	-38	dB
	G <sub>V22</sub>	V <sub>I</sub> =0V V <sub>IN</sub> =100mV <sub>p.p</sub>	-4.2	-3.2	-2.2	
Voltage Gain (Pin 8-Pin 6)	G <sub>V31</sub>	V <sub>I</sub> =4V V <sub>IN</sub> =100mV <sub>p.p</sub>	-2.0	-1.0	0	dB
	G <sub>V32</sub>	V <sub>I</sub> =0V V <sub>IN</sub> =100mV <sub>p.p</sub>	-2.0	-1.0	0	
	G <sub>V33</sub>	V <sub>I</sub> =4V Pin 2-1 (Inv. Amp) V <sub>IN</sub> =10mV <sub>p.p</sub>	—	-30	-18	
	G <sub>V34</sub>	V <sub>I</sub> =0V Pin 2-1 (Inv. Amp) V <sub>IN</sub> =10mV <sub>p.p</sub>	—	-30	-18	
	G <sub>V35</sub>	V <sub>I</sub> =4V Pin 2-1 (Inv. Amp) V <sub>IN</sub> =200mV <sub>p.p</sub>	3.5	5.0	6.5	
	G <sub>V36</sub>	V <sub>I</sub> =0V Pin 2-1 (Inv. Amp) V <sub>IN</sub> =200mV <sub>p.p</sub>	-5.0	-3.5	-2.0	
Voltage Gain (Pin 1-Pin 6)	G <sub>V41</sub>	V <sub>I</sub> =4V V <sub>IN</sub> =20mV <sub>p.p</sub>	-8.0	-7.0	-6.0	dB
	G <sub>V42</sub>	V <sub>I</sub> =0V V <sub>IN</sub> =20mV <sub>p.p</sub>	-3.4	-2.4	-1.4	
Bandwidth (Pin 8-Pin 2)	f <sub>B1</sub>	V <sub>I</sub> =4V V <sub>IN</sub> =100mV <sub>p.p</sub>	10	—	—	MHz
Bandwidth (Pin 1-Pin 2)	f <sub>B2</sub>	V <sub>I</sub> =0V V <sub>IN</sub> =100mV <sub>p.p</sub>	10	—	—	MHz
Bandwidth (Pin 8-Pin 6)	f <sub>B31</sub>	V <sub>I</sub> =4V V <sub>IN</sub> =100mV <sub>p.p</sub>	8	—	—	MHz
	f <sub>B32</sub>	V <sub>I</sub> =0V V <sub>IN</sub> =100mV <sub>p.p</sub>	8	—	—	

Note: Unless specified, all items are tested by test circuit.

■ TERMINAL FUNCTION

1 CCD Input		5 Signal Bypass	
2 CCD Output		6 Output	
3 V+		7 Control Input	
4 GND		8 Input	

## ■ APPLICATION NOTE

The NJM2210 is an integrated circuit of composing variable comb type filter which reduces noise mixed at chroma or luminance signal of VCR camera or others. Time delay element of comb type filter is fit to CCD delay element, not to glass delay line. The circuit is the most excellent FB with NULL system. Fig.1 is its basic block diagram and Fig.2 is actual block diagram of NJM2210.

Fig.3 is one of application examples.

This video noise reducer is composed of NJM2210, three capacitances for combination, one capacitance for signal bypass and CCD delay element. The NJM2210 is applicable to both of chroma and luminous signal with each fitted CCD delay element. The control terminal for switching reduce and enhance operates as enhance (increasing of high frequency part) with high level input and reduce (decreasing of high frequency part) with low level input. Its threshold level is about 2.25V at 5V supply voltage. Fig.4 is basic operating characteristics.




Fig.1 Basic Block Diagram




Fig.2 Block Diagram




Fig.3 Application






Fig.4 Basic Operating Characteristic

The comb type filter has special frequency characteristics like Fig.5 and is widely used to separate luminance and color signal in VCR circuit. The NJM2210 is automatic video signal noise reducer and signal enhancer.

Fig.6 shows video signal wave form and its frequency component.



**Fig.5 Comb Type Filter Frequency Characteristic**




**Fig.6 Video Signal Waveform & Frequency Component**


The NJM2210 operates automatically as noise reducer with low supply voltage to Pin 7 and signal enhancer with high voltage to Pin 7.

Fig.7 shows output characteristics when applied high or low voltage to Pin 7. This system is adding and subtracting form of signals and so the output characteristic distortion comb type filter comes from phase difference of each system. The NJM2210 phase difference is 2 degree at 4MHz. High dynamic range of video signal is realized by high supply voltage.

Fig.8 shows vertical and horizontal enhance on display. Vertical enhance is signal treatment within 1H of horizontal synchronous time. Horizontal enhance is signal treatment between each horizontal synchronous signal and Fig.9 shows this.




**Fig.8**



**Fig.9 Block Explanation**



Fig. 7 Comb Type Filter Characteristics vs. Input Signal Level (800mV<sub>pp</sub>=0dB)






## VIDEO ON-SCREEN DISPLAY

## ■ GENERAL DESCRIPTION

The NJM2214 is a video display convertive integrated circuit. Its function is below.

- Character superimpose.
- 8 color generating function.
- Luminance signal wave shape-up function.
- Video effector function of painting to background, superimposed character or some part of video signal.

## ■ PACKAGE OUTLINE



NJM2214L

## ■ FEATURES


- Operating Voltage (+4.7V~+5.3V)
- Internal 8 Color Generating Circuit
- Package Outline SDIP22, DMP22
- Bipolar Technology

## ■ RECOMMENDED OPERATING CONDITION

- Operating Voltage 4.7~5.3V

## ■ APPLICATION

- VCR, Video Camera



## ■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V <sup>+</sup>	10	V
Power Dissipation	P <sub>D</sub>	(SDIP22) 700	mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C

## ■ ELECTRICAL CHARACTERISTICS

(Ta=25°C, V<sup>+</sup>=5V)

PARAMETER		SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Curent		I <sub>CC</sub>	No signal, No load	17	25	33	mA
Video Switch Voltage Gain		G <sub>V</sub>	10, 11, 15, 22 Pin=Low 10STEP Stair wave, 2.2V <sub>p-p</sub> , R <sub>L</sub> =5K	−1	0	+1	dB
Frequency Characteristics		G <sub>F</sub>	10, 11, 15, 22 Pin=Low 2V <sub>p-p</sub> , 4MHz, R <sub>L</sub> =5K	−1	0	+1	dB
Differential Gain		DG	10, 11, 15, 22 Pin=Low 10STEP Stair wave, 2.2V <sub>p-p</sub> , R <sub>L</sub> =5K	−3	0	+3	%
Differential Phase		DP	10 STEP Stair wave, 2.2V <sub>p-p</sub> R <sub>L</sub> =5K	−3	0	+3	degree
8 Color Output			15 Pin=High, 10, 11, 22 Pin=Low (Note)				
White	Amplitude	C <sub>1A</sub>		—	0	100	mV <sub>p-p</sub>
	Luminance	C <sub>1D</sub>		1.56	1.66	1.76	V
	Phase	C <sub>1P</sub>		—	—	—	degree
Yellow	Amplitude	C <sub>2A</sub>		810	900	990	mV <sub>p-p</sub>
	Luminance	C <sub>2D</sub>		1.45	1.55	1.65	V
	Phase	C <sub>2P</sub>	Phase: Ref. to Yellow	−10	0	10	degree
Cyan	Amplitude	C <sub>3A</sub>		1160	1290	1420	mV <sub>p-p</sub>
	Luminance	C <sub>3D</sub>		1.26	1.36	1.46	V
	Phase	C <sub>3P</sub>		106	116	126	degree

## ■ ELECTRICAL CHARACTERISTICS

(Ta=25°C, V+=5V)

PARAMETER		SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Green	Amplitude	C <sub>4A</sub>		1080	1200	1320	mV <sub>p-p</sub>
	Luminance	C <sub>4D</sub>		1.14	1.24	1.34	V
	Phase	C <sub>4P</sub>		63	73	83	degree
Magenta	Amplitude	C <sub>5A</sub>		1080	1200	1320	mV <sub>p-p</sub>
	Luminance	C <sub>5D</sub>		0.96	1.06	1.16	V
	Phase	C <sub>5P</sub>		243	253	263	degree
Red	Amplitude	C <sub>6A</sub>		1160	1290	1420	mV <sub>p-p</sub>
	Luminance	C <sub>6D</sub>		0.85	0.95	1.05	V
	Phase	C <sub>6P</sub>		286	296	306	degree
Blue	Amplitude	C <sub>7A</sub>		810	900	990	mV <sub>p-p</sub>
	Luminance	C <sub>7D</sub>		0.66	0.76	0.86	V
	Phase	C <sub>7P</sub>		170	180	190	degree
Black	Amplitude	C <sub>8A</sub>		—	0	100	mV <sub>p-p</sub>
	Luminance	C <sub>8D</sub>		0.54	0.64	0.74	V
	Phase	C <sub>8P</sub>		—	—	—	degree
Blanking Pulse Input Threshold Voltage		V <sub>TH-19</sub>	Pin 19	1.0	1.5	2.0	V
HD		V <sub>TH-18</sub>	Pin 18	1.0	1.5	2.0	V
Invert		V <sub>TH-11</sub>	Pin 11	1.0	1.5	2.0	V
2 value Selection		V <sub>TH-10</sub>	Pin 10	1.0	1.5	2.0	V
Background ON/OFF		V <sub>TH-15</sub>	Pin 15	1.0	1.5	2.0	V
Matrix 1		V <sub>TH-M1</sub>	Pin 1	3.3	3.9	4.5	V
Matrix 2		V <sub>TH-M2</sub>	Pin 2	3.3	3.9	4.5	V
Matrix 3		V <sub>TH-M3</sub>	Pin 3	3.3	3.9	4.5	V
Character Input		V <sub>TH-21</sub>	Pin 21	0.5	1.0	1.5	V
EXT/Character Selection		V <sub>TH-20</sub>	Pin 22	1.0	1.5	2.0	V

(Note): f<sub>SC1</sub>, f<sub>SC2</sub>=3.58MHz, 300mV<sub>pp</sub>  
 f<sub>SC1</sub>: same phase of color burst signal.  
 f<sub>SC2</sub>: 90 degree phase lag from f<sub>SC1</sub>.

■ RELATION BETWEEN 8 COLOR OUTPUT AND MATRIX INPUT

COLOR	MATRIX 1	MATRIX 2	MATRIX 3
White	L	L	L
Yellow	H	L	L
Cyan	L	H	L
Green	H	H	L
Magenta	L	L	H
Red	H	L	H
Blue	L	H	H
Black	H	H	H


L=0V (DC)

H=5V (DC)


■ CONTROL SIGNAL AND FUNCTION

15 PIN	10 PIN	11 PIN	20 PIN	
L	L/H	L	L	Character superimposer (White/Black) on video through signal output.
H	L/H	L	L	Character superimposer (White/Black) on background (8 color)
H	L/H	H	L	Character superimposer (color) on background (White/Black)
L	L	H	L	Character superimposer (color) on video through signal
L	L/H	L	H	Luminance modification. Strong bright point is White/Black.
H	L/H	L	H	Colored except strong bright point.
H	L/H	H	H	Colored at strong bright point and others is White/Black.
L	H	H	H	Colored at strong bright point and others is video through.

## ■ TEST CIRCUIT



## ■ TYPICAL APPLICATION



## ■ GENERAL DESCRIPTION

The NJM2217 has functions of character and background superimposition to video signal and consists of synchronous separation circuit, vertical synchronous reproducing circuit, video switch and AFC circuit. Built-in AFC circuit makes the NJM2217 stable to noise and disorder of synchronous signal and takes off character disorder on Display Broun tube.

## ■ FEATURES

- Operating Voltage (+4V~+6V)
- 2 video signal input terminals
- Internal synchronous separation Circuit and internal horizontal synchronous reproduce circuit. Can make trigger signal to character generator.
- Stable horizontal synchronous signal by build-in AFC circuit.
- Package Outline DIP22, SDIP22
- Bipolar Technology


## ■ RECOMMENDED OPERATING CONDITION

- Operating Voltage 4V~6V


## ■ APPLICATION

- VCR, Video Camera, Other Video Equipment


## ■ BLOCK DIAGRAM



## ■ PACKAGE OUTLINE



NJM2217D



NJM2217L

## ■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V*	7	V
Power Dissipation	P <sub>D</sub>	(DIP22) 1000 (SDIP22) 700	mW mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C

## ■ ELECTRICAL CHARACTERISTICS


PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Current	I <sub>CC</sub>	No signal	—	20	26	mA
Offset Voltage of Luminance Control	V <sub>OS</sub>	Ex. 10kΩ, Voltage difference between both terminals of resistor at 2.5V supply voltage 19 Pin, 17 Pin	—	—	0.1	V
Control Terminal Threshold	V <sub>TH</sub>	16 Pin, 18 Pin, 20 Pin	0.4	1.4	2.0	V
Gain	G <sub>V</sub>	10 STEP Stair wave 2.2V <sub>p-p</sub> R <sub>L</sub> =5k	-1	0	+1	dB
Frequency Characteristic	G <sub>F</sub>	DC~5MHz 2V <sub>p-p</sub> R <sub>L</sub> =5k	-1	0	+1	dB
Cross-Talk	CT	3.58MHz 2V <sub>p-p</sub> One side 75Ω terminal	—	50	—	dB
Horizontal Sync. Output High	V <sub>HH</sub>	R <sub>L</sub> =2k	3.5	4.0	—	V
Horizontal Sync. Output Low	V <sub>HL</sub>	R <sub>L</sub> =2k	—	0	0.1	V
Vertical Sync. Output High	V <sub>VH</sub>	R <sub>L</sub> =2k	3.5	4.0	—	V
Vertical Sync. Output Low	V <sub>VL</sub>	R <sub>L</sub> =2k	—	0	0.1	V
Free-Run Frequency	f <sub>O</sub>	Pin 10=GND	14.5	—	17.0	kHz
Lock Range	f <sub>L</sub>	(Note 1)	1.5	2.5	—	kHz
Capture Range	f <sub>C</sub>	(Note 1)	0.6	1.3	—	kHz
AFC Output Pulse Width	P <sub>W</sub>	Pin 8=5V Lock state	3.5	5.0	6.5	μs
AFC Output Delay	P <sub>D</sub>	(Note 2)	-1.5	0	1.5	μs
Schmitt Trigger Threshold High	V <sub>TH</sub>	Rise of Vertical Sync. Signal	1.9	2.1	2.3	V
Schmitt Trigger Threshold Low	V <sub>TL</sub>	Fall of Vertical Sync. Signal	1.1	1.3	1.5	V
Differential Gain	DG	10 STEP Stair wave 2.2V <sub>p-p</sub> R <sub>L</sub> =5k	—	0.5	3.0	%
Differential Phase	DP	10 STEP Stair wave 2.2V <sub>p-p</sub> R <sub>L</sub> =5k	—	0.5	3.0	deg
Sync. Separation Level	V <sub>SEPA</sub>	Level from Sync. top	90	120	150	mV

(Note 1): AFC input is composite synchronous signal.

(Note 2): Time lag between horizontal synchronous signal with AFC and without AFC. (The timing gap at 9 pin output, in the case of 8 pin =high, and 8 pin=low.)



## ■ TEST CIRCUIT





## ■ AFC CIRCUIT CONFIGURATION & ITS FEATURE

The NJM2217 has AFC function of horizontal synchronous signal applied to character generator. AFC circuit of the NJM2217 is like PLL circuit and operates as band pass filter. If pulse Noise is mixed to the input horizontal synchronous signal of AFC circuit, it does not appear at AFC output when AFC circuit is on the lock condition. Because if noise appeared at output of phase comparator, low pass filter takes off it and it is not carried to VCO circuit. (Fig.1).

Fig.2 shows block diagram of AFC circuit.




Fig.1 Input and Output of AFC circuit with Mixed Noise





Fig.2 AFC Circuit Configuration



■ TEST CIRCUIT CONDITION

PARAMETER	INPUT	OUTPUT	SW1	SW2	SW3	SW4	SW5	SW6	SW7	SW8	SW9	SW10	APPENDIX
$I_{CC}$		$J_1 - J_2$ Current	B	B	B	A	A	A	A	A	A	B	No Signal
$V_{OS}$	T.P3	T.P1	B	B						A	B	B	Voltage between T.P1~3 & T.P2~4, at DC 2.5V to T.P3 & T.P4, DC 1.5V to character 1 & 2
	T.P4	T.P2	B	B						B	A	B	
$V_{TH}$	T.P5 chra. 1, 2	Video Out 1								A	A	C	Voltage of video output 1, when video signal to video input 1, DC0→2V to T.P5, character 1, 2
$G_V$	Video In 1	Video							B			B	Input; 2.2V <sub>p-p</sub> , 10 STEP stair wave
	Video In 2	Out 2										A	
$G_F$	Video In 1	Video										B	Input; 2V <sub>p-p</sub> , Video sweep signal (0~5MHz)
	Video In 2	Out 2	↓	↓								A	
$C_T$	Video In 1	Video	B	A								A	Input; 2V <sub>p-p</sub> , Sine wave, 3.58MHz
	Video In 2	Out 2	A	B								B	
DG	Video In 1	Video	B	B								B	Input; 2.2V <sub>p-p</sub> , 10 STEP stair wave, Chroma 40IRE
	Video In 2	Out 2	B	B								A	
DP	Video In 1	Video	B	B					↓			B	Input; 2.2V <sub>p-p</sub> , 10 STEP stair wave Chroma 40IRE
	Video In 2	Out 2	B	B		↓			B			A	
$V_{HH}$ $V_{HL}$	Video In 1	$\overline{H_{SYNC}}$	B	B		B		↓	A			B	Input; standard color bar signal, 2V <sub>p-p</sub>
$V_{VH}$ $V_{VL}$	Video In 1	$\overline{V_{SYNC}}$				A		B					Input; standard color bar signal, 2V <sub>p-p</sub>
$V_{SEPA}$	Video In 1	$\overline{H_{SYNC}}$						A					Level from SYNC. signal top at T.P6
$V_{TH}$	Video In 1	$\overline{V_{SYNC}}$	↓	↓	↓	↓	↓	B	↓	↓	↓	↓	Test at T.P7 & $\overline{V_{SYNC}}$ Pin (Note 1)
$f_O$	Video In 1	$\overline{H_{SYNC}}$	B	B	A	A	B	A	A	A	A	B	Count of frequency at $\overline{H_{SYNC}}$ output with SW11 to ⑥.
$f_L$	Video In 1	$\overline{H_{SYNC}}$					A/B						Input; standard color bar 2V <sub>p-p</sub> (Note 2)
$f_C$	Video In 1	$\overline{H_{SYNC}}$					A/B						Input; standard color bar, 2V <sub>p-p</sub> (Note 2)
$P_W$	Video In 1	$\overline{H_{SYNC}}$			↓		A						Input; standard color bar, 2V <sub>p-p</sub> (Note 3)
$P_D$	Video In 1	$\overline{H_{SYNC}}$	↓	↓	A/B	↓	A/B	↓	↓	↓	↓	↓	Input; standard color bar 2V <sub>p-p</sub> (Note 3)

(Note 1)



(Note 3)



(Note 2): Lock Range: At that time from lock to unlock condition by changing variable resistor value, change SW5 to ⑥ and measure frequency at  $\overline{H}_{\text{SYNC}}$  output (upper and lower limit).

Capture Range: At that time from unlock to lock condition by changing variable resistor value, change SW5 to ⑥ and measure frequency at  $\overline{H}_{\text{SYNC}}$  output (upper and lower limit).

(Note 3): After adjusting  $\overline{H}_{\text{SYNC}}$  output frequency to 15.73kHz with SW5 to ⑥, changing SW3 alternately with AFC and without AFC condition of  $\overline{H}_{\text{SYNC}}$  and measure delay time of two signal rise and fall wave.

## ■ TERMINAL FUNCTION

PIN NO.	PIN NAME	FUNCTION	INSIDE EQUIVALENT CIRCUIT
1	NC	No connection	
2	NC	No connection	
3	VIDEO-IN 2	Video signal input terminal Sink chip clamp at 2.1V	
4	AFC-LPF	Connect AFC low pass filter.	
5	f FREE-CONT	Connect variable resistor and adjust free-run frequency.	

■ TERMINAL FUNCTION

PIN NO.	PIN NAME	FUNCTION	INSIDE EQUIVALENT CIRCUIT
6	VCO-OUT	Connect capacitor to decide VCO frequency.	
7	V <sup>+</sup>	Supply voltage	
8	AFC-OUT CONT	Control Pin 9 signal.	
9	Hsync-OUT	Horizontal synchronous signal output pin. Emitter follower output.	

## ■ TERMINAL FUNCTION

PIN NO.	PIN NAME	FUNCTION	INSIDE EQUIVALENT CIRCUIT
10	Sync Sepa-OUT	Synchronous separation circuit output. When testing free run oscillation frequency, short to GND.	
11	Sync Sepa-IN	Synchronous separation circuit input.	
12	GND	Ground	
13	Vsync Sepa-IN	Vertical synchronous reproduce circuit input.	



■ TERMINAL FUNCTION

PIN NO.	PIN NAME	FUNCTION	INSIDE EQUIVALENT CIRCUIT
14	Vsync-OUT	Vertical synchronous output. (Emitter follower output)	
15	VIDEO-OUT	Video signal output. (Emitter follower output)	
16	Charact-IN 1	Control pin of video SW-3.	

## ■ TERMINAL FUNCTION

PIN NO.	PIN NAME	FUNCTION	INSIDE EQUIVALENT CIRCUIT
17	Lum-CONT 2	Luminance level adjustment of pin 16 character signal	
18	Charact-IN 1	Control pin of video SW-2	
19	Lum-CONT 1	Luminance level adjustment of pin 18 character signal.	

■ TERMINAL FUNCTION

PIN NO.	PIN NAME	FUNCTION	INSIDE EQUIVALENT CIRCUIT
20	SW-CONT	Control pin of video SW-1. Input <u>SW-1 output</u> Low Video input 1 High Video input 2	
21	VIDEO-IN 1	Video signal input pin. Sink chip clamp at 2.1V.	
22	NC	No connection	



## ■ PRINCIPLES OF OPERATION

### 1) Video Switch

The NJM2217 has three video switches. One of them is used to select one video signal from two input video signal, and two others are used for super-imposer of character and background. Switching operation is done by putting DC voltage in to Pin 16, 18 or 20, and its threshold voltage is 1.4V typical.

The NJM2217 has inside clamp circuit, and input video signal of Pin3 or Pin21 is sink-chip-clamped at 2.1V. Output circuit is emitter follower and drives to 5kΩ load.

### 2) Synchronous Separation Circuit

It separates composit synchronous signal from video signal, and this composit synchronous signal is applied to AFC circuit. And finally you can get horizontal synchronous signal ( $H_{sync}$ ) from AFC circuit. Operation of synchronous separation is possible if signal level from synchronous signal top is more than 120mV<sub>p-p</sub>.

### 3) Vertical Synchronous Reproduce Circuit

Composit signal from synchronous separation circuit is applied to integrator and triangle wave from it goes to schmitt trigger circuit which reproduces vertical synchronous signal. Output circuit is emitter follower and output voltage is 4V<sub>p-p</sub> at 2kΩ load.

### 4) AFC Circuit

Fig.3 shows block diagram of AFC circuit. Voltage proportional to phase difference between horizontal synchronous signal putted in to phase comparator and triangular wave from VCO is smoothed by low pass filter and is put in to VCO. This VCO frequency is changed to direction of coincidence with input frequency. Triangular wave from VCO output flows through window comparator and 5μs width of output pulse signal which is same width to  $H_{sync}$  appears.




Fig.3 AFC Circuit Block

#### a) Free-Run Frequency

Free-run frequency depends on resistor R3 between Pin 5 and ground, and capacitor  $C_{AFC}$  between Pin6 and ground.

$$f_{FREE} = 1/(3.3 \cdot C_{AFC} \cdot R3) [Hz] (1)$$

b) Parameter of Low Pass Filter

Impedance vs. frequency characteristic from Pin 4 to Pin 5 is shown on Fig.4.




Fig.4 Low Pass Filter Impedance Characteristics

$P_1, P_2, Z_1, Z_a, Z_b$  are shown below.

$P_1 = 1 / \{2\pi C_2(R_2 + R_3)\}$	[Hz]	(2)
$P_2 = 1 / (2\pi C_1 \cdot R_1)$	[Hz]	(3)
$Z_1 = 1 / (2\pi C_2 \cdot R_1)$	[Hz]	(4)
$Z_a = R_2 + R_3$		(5)
$Z_b = R_1$		(6)

$Z_a$  is decided by  $R_2$  and  $R_3$  is decided by free run frequency and so  $Z_a$  is generally decided by  $R_2$ . Value of  $P_1, P_2, Z_1, Z_a, Z_b$  affects lock range, capture range, frequency fluctuations of AFC output and others. It is preferable that  $P_2$  is 15kHz and  $Z_1$  is 60Hz. When  $Z_b$  becomes large, lock and capture range becomes wide but fluctuations of AFC output frequency will increase. Large  $Z_a$  decreases fluctuations.

■ DESIGN EXAMPLE OF L.P. FILTER

$P_1 = 2\text{Hz}$   
 $P_2 = 16\text{kHz}$   
 $Z_1 = 60\text{Hz}$   
 $Z_a = 40\text{k}\Omega$   
 $Z_b = 1\text{k}\Omega$   
 $C_{\text{AFC}} = 680\text{pF}$

Each value of low pass filter is calculated below. If decided free run frequency to 15.74kHz, and from equation (1).

$R_3 = 28.4\text{k}\Omega$

$Z_a = 40\text{k}\Omega$  and equation (5),

$R_2 = 12\text{k}\Omega$

From equation (2),

$C_2 = 2.1\mu\text{F}$

From equation (4),

$R_1 = 1.3\text{k}\Omega$

From equation (3)

$C_1 = 7700\text{pF}$

Measured value at  $R_1 = 1\text{k}\Omega$ ,  $R_2 = 10\text{k}\Omega$ ,  $C_1 = 1\mu\text{F}$ ,  $C_2 = 2.2\mu\text{F}$ .


Lock range = 3.3kHz

Capture range = 1.7kHz


(Note) Temperature characteristics of free run frequency, lock and capture range are deeply affected by temperature coefficient of  $C_{\text{AFC}}$  and each device of low pass filter, and so it is preferable using low temperature coefficient device. If temperature coefficient of  $C_{\text{AFC}}$  and  $R_3$  is 0ppm/°C temperature coefficient of free run frequency is almost 0ppm/°C. (Ref. to typical characteristics graph.)

## ■ TYPICAL APPLICATION

Character superimposer on video signal.




Synchronous separation of video signal.




■ TYPICAL CHARACTERISTICS


**Differential Gain/Differential**  
( $T_a = 25^\circ\text{C}$ )




**Differential Gain/Differential Phase**  
( $V^+ = 5\text{V}$ )




**Video Switch Frequency Response**  
( $V^+ = 5\text{V}$ ,  $R_L = 5k\Omega$ ,  $V_{IN} = 2V_{p-p}$  sine wave)




**Differential Gain/Differential Phase**  
( $V^+ = 5\text{V}$ ,  $R_L = 5k\Omega$ ,  $T_a = 25^\circ\text{C}$ )



**AFC Free Run Frequency**  
( $V^+ = 5\text{V}$ ,  $f = 15.735\text{kHz}$ ,  $T_a = 25^\circ\text{C}$ )




**AFC Free Run Frequency**  
( $T_a = 25^\circ\text{C}$ ,  $f = 15.735\text{kHz}$ ,  $V^+ = 5\text{V}$ )



## TYPICAL CHARACTERISTICS


### Lock Range

( $T_a = 25^\circ\text{C}$ )




### Lock Range

( $V^+ = 5\text{V}$ )




### Capture Range

( $T_a = 25^\circ\text{C}$ )




### Capture Range

( $V^+ = 5\text{V}$ )




### AFC Hsync Pulse width

( $T_a = 25^\circ\text{C}$ )



### AFC Hsync Pulse Width

( $V^+ = 5\text{V}$ )




## NTSC-M/PAL CONVERTOR

## ■ GENERAL DESCRIPTION

The NJM2218 is a signal processing IC for M/PAL Video signal.  
It is possible to convert from NTSC signal to M/PAL signal.

The NJM2218 has functions of Video Sub-Carrier Doubler Block, Synchronous Signal AFC Block, Logic Block, Convert Block and Video Switch Block.

## ■ PACKAGE OUTLINE



NJM2218D

## ■ FEATURES

- 1chip NTSC-M/PAL convertor
- Internal AFC block
- Package Outline DIP18
- Operating Voltage (+4.5V~5.5V)
- Bipolar Technology

## ■ RECOMMENDED OPERATING CONDITION

- Operating Voltage:  $V^+ = +4.5V \sim +5.5V$

## ■ APPLICATION

- TV, VCR


## ■ PIN CONFIGURATION



NJM2218D

- |                       |                            |
|-----------------------|----------------------------|
| 1)fsc Input           | 10)Switch 1                |
| 2)VCO Control         | 11)45deg Phase Shift Input |
| 3)COMP. SYNC Input    | 12)NTSC Chroma Input       |
| 4)VCO Filter          | 13)M/PAL Output            |
| 5)Phase Detect Filter | 14)Switch 2 Input          |
| 6)V+                  | 15)Convert/Through Output  |
| 7)Mono Multi C/R(1)   | 16)Convert/Through Input   |
| 8)Mono Multi C/R(2)   | 17)BPF Output              |
| 9)GND                 | 18)2fsc Output             |

## ■ BLOCK DIAGRAM





## ■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)


PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V*	+10	V
Power Dissipation	P <sub>D</sub>	700	mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C

## ■ ELECTRICAL CHARACTERISTICS


(V\*=50V, Ta=25°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Operating Current	I <sub>CC</sub>	—	20	28	mA
Signal Doubler Gain	G2fsc	-1.4	+0.6	+2.6	dB
AFC Characteristic	Free-Run Frequency	f f <sub>H</sub>	18.0	20.0	— kHz
		f f <sub>L</sub>	—	11.0	18.5 kHz
	Lock Range	Δf <sub>L</sub>	3.0	5.0	— kHz
	Capture Range	Δf <sub>C</sub>	0.8	1.3	— kHz
Mono Multi Characteristic	Pulse Delay Time	P <sub>dt</sub>	-0.7	3.0	13.0 μs
	Pulse Wide (1)	P <sub>w1</sub>	7.0	9.0	11.0 μs
	Pulse Wide (2)	P <sub>w2</sub>	8.0	10.0	12.0 μs
M/PAL Convert Characteristic	Offset Voltage	Δv	0	20	80 mV
	Gain Difference	ΔG	2.0	5.0	8.0 dB
	M/PAL Convert Gain	V	-3.0	-1.0	1.0 dB
SyncThreshold Level	V <sub>S-TH</sub>	0.7	1.4	2.0	V

## ■ APPLICATION



## ■ TEST CIRCUIT





## ■ BLOCK EXPLANATION


### • AFC, M/M BLOCK

3 Pin input is Positive Composite Sync Signal

2, 4, 5 Pins' external circuit can lock both oscillation of 15.75kHz and sync signal.

Internal temperature coefficient is 0ppm, so please use low drift external parts, especially the condensor (560pF) of 4Pin should be 0ppm/°C

## ■ TIMING CHART



### • SIGNAL DOUBLER BLOCK

3.58 (fsc)×2=7.16MHz generator

1 Pin: 100~200mVp-p input pin

18 Pin: about +0.6dB (GAIN) output pin

### • SW1 BLOCK

12 Pin: NTSC COLOR SIGNAL (100~200mVp-p) input pin

10 Pin: 45deg Phase shift Color Burst Signal output pin

### • CONVERT/THROUGH, AMPLIFIER, ATT, SW2 BLOCK

16 Pin: NTSC Color Signal (Phase Shift Color Burst) input pin

17 Pin: 7.16MHz (fsc×2) input pin

M/PAL Signal is output from 13 Pin through the Amplifier and ATT Block.

## VIDEO SYNCHRONOUS DETECTOR

## ■ GENERAL DESCRIPTION

The NJM2220/2230 discriminate existence and fineness of video signal. It is applicable to VCR, TV, Video camera, Hi-Fi VCR, on screen display and others.

## ■ FEATURES

- Operating Voltage (+4.5V~+13V)
- Package Outline DMP8, SIP9
- Bipolar Technology


## ■ RECOMMENDED OPERATING CONDITION

- Operating Voltage:  $V^+ = 4.75 \sim 10V$

## ■ APPLICATION

- Video camera, other video equipment


## ■ PIN CONFIGURATION



NJM2220S

## PIN FUNCTION


1. M.M Time Constant set
2. SYNC Input (Comp, N, V SYNC)
3. SYNC Output
4. SSG SYNC Input
5. GND
6. SYNC DET, Judgement Control
7. SYNC DET
8. M.M Smoothing
9.  $V^+ 5 \sim 10V$



NJM2230M

## PIN FUNCTION

1. M.M Time Constant Set
2. SYNC Input (Comp, H, V SYNC)
3. SYNC Output
4. SSG SYNC Input
5. GND
6. SYNC DET, Judgement Control
7. M.M Smoothing
8.  $V^+ 5 \sim 10V$



NJM2220S



NJM2230M

## ■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)


PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V*	12	V
Power Dissipation	Pd	(SIP9) 500 (DMP8) 300	mW mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C

## ■ ELECTRICAL CHARACTERISTICS

(V\*=5V, Ta=25°C)


PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Current	I <sub>CC</sub>		—	8	11	mA
Schmitt Circuit CAP Voltage	H side	V <sub>CAP-H</sub> (Note 1)	2.07	2.22	2.37	V
	L side	V <sub>CAP-L</sub> (Note 1)	1.57	1.72	1.87	V
Schmitt Circuit LOCK Voltage	H side	V <sub>LOCK-H</sub> (Note 1)	2.53	2.68	2.83	V
	L side	V <sub>LOCK-L</sub> (Note 1)	1.25	1.40	1.55	V
Mono-Multi Output Width	W <sub>MM</sub>	(Note 2)	—	25	—	μsec
Input Threshold Level	2P	V <sub>TH-2</sub>	1.0	1.5	2.0	V
	4P	V <sub>TH-4</sub>	1.0	1.5	2.0	V
	6P	V <sub>TH-6</sub>	—	0.8	1.4	V
Output Voltage Pin 7	H side	V <sub>7-H</sub>	4.9	5.0	—	V
	L side	V <sub>7-L</sub>	—	0.1	0.3	V
Output Voltage Pin 6	H side	V <sub>6-H</sub>	3.6	4.0	—	V
	L side	V <sub>6-L</sub>	—	—	0.1	V
Output Voltage Pin 3	H side	V <sub>3-H</sub>	4.9	5.0	—	V
	L side	V <sub>3-L</sub>	—	0.1	0.3	V
M.M Smoothed D.C. Voltage	V <sub>8</sub> (V <sub>7</sub> )	Pin 2=2V	2.9	3.2	3.5	V

( ): Apply to 2230M




Measure Pin 8 (Pin 7) DC voltage at a moment when Pin 6 output voltage turns state.


(Note 2)





Adjust Pin 8 (Pin 7) DC Voltage to 2V (at  $V^+ = 5V$ ) by varying Pin 1 outer resistor, and test Pin 8 output pulse width after taking off Pin 8 outer capacitor.

## ■ TEST CIRCUIT






## ■ OPERATIVE PRINCIPLE



- M.M: Varies duty ratio of output signal depended on input synchronous signal condition (irregular, on signal).
- LPF: Converts M.M. output signal to DC level. The more larger the duty ratio is, DC level is clamped at  $V^+/2+0.7$  (V).
- Comparator: Outputs discriminating signal of input signal by DC level of LPF output. Stabilized output signal can be obtained due to that the hysteresis is given to the output.
- Switch: Makes exchanging operation of SYNC Input and SSG SYNC Input signal by discriminating signal from comparator or Pin 6 signal of SYNC DET Output Judgement Control.

■ TYPICAL APPLICATION NOTE




■ TERMINAL FUNCTION





PIN NO.	EXPLANATION
1	Connect resistor and capacitor for M.M. time constant. (Value of R, C is changed by a kind of Pin 2 SYNC Input signal.)
2	Input synchronous signal (Comp SYNC, H.SYNC or V.SYNC) separated from video signal.
3	It outputs Pin 2 or Pin 4 signal by Pin 2 signal condition. <ul style="list-style-type: none"> <li>• Pin 2 input signal; normal → Output Pin 2 input signal.</li> <li>• Pin 2 input signal; abnormal → Output Pin 4 input signal.</li> </ul>
4	Input artificial synchronous signal generated by SSG (Sync. Signal Generator).
5	GND
6	It outputs DC voltage (H or L state) by Pin 2 signal condition. When outer SW is turned to 1, Pin 2 input signal is forced to flow out from Pin 3. <ul style="list-style-type: none"> <li>• Pin 2 input signal; normal → H state</li> <li>• Pin 2 input signal; abnormal → L state</li> </ul>
7	It outputs DC voltage (H or L state) by Pin 2 signal condition. <ul style="list-style-type: none"> <li>• Pin 2 input signal; normal → L state</li> <li>• Pin 2 input signal; abnormal → H state</li> </ul>
8 (7)	Connect capacitor for smoothing M.M. (Value depends on Pin 2 input signal). Adjust Pin 1 attached volume to the level that Pin 8 voltage becomes 2V ( $V^+=5V$ ) with Pin 2 signal If $V^+ > 5V$ , then $V_{8(7)} = 2/5 V^+ (V)$
9(8)	$V^+$ : 5~10V

(Note) In some application, it happens that still, search or tracking is large off the point and unordinary SYNC or lack of SYNC occurs. If it is not desirable, you can do in SYNC condition by using Pin 6 as control input terminal. Also recommend sensitivity adjustment of outer device change, by it error detection of unordinary SYNC will lapse.


It makes volume to low value, in other word it makes time constant of M.M. to low value. In this case synchronous peak voltage at Pin 8 (Pin 7) becomes lower and so makes to 2V ( $V^+=5V$ ) by putting resistor in to  $V^+$  (Adjust to 2V by Pin 1 resistor attached.)




■ TYPICAL CHARACTERISTICS



**M.M Smoothed DC Voltage**  
(Carbon film resistor-polyster film Capacitor)



**M.M Smoothed DC Voltage**  
(Metal film resistor-polyster film Capacitor)






## VIDEO SWITCH WITH 8dB AMPLIFIER

## ■ GENERAL DESCRIPTION

The NJM2223 is an integrated bipolar video switch with 8dB amplifier which selects one video signal from three different composite video signals.

The NJM2223 has also function of superimposer and synchronous signal clipping and is suit to picture in picture configuration

## ■ PACKAGE OUTLINE




NJM2223M

## ■ FEATURES


- 12V operation.
- 3 input video signal.
- 2 output video signal.
- Switch operates with CMOS level.
- Super imposer function.
- Internal 8dB Amp.
- Package Outline
- Bipolar Technology

DMP16

## ■ PIN CONFIGURATION



## ■ BLOCK DIAGRAM





## ■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V'	15	V
Power Dissipation	P <sub>D</sub>	(DMP16) 300	mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C

## ■ ELECTRICAL CHARACTERISTICS

(Ta=25°C, V'=12V)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Current	I <sub>CC</sub>		—	14	19	mA
Voltage Gain (1)	G <sub>1</sub>	V <sub>IN</sub> =1MHz, 1V <sub>P-P</sub>	-1	0	1	dB
Voltage Gain (2)	G <sub>2</sub>	V <sub>IN</sub> =1MHz, 1V <sub>P-P</sub>	7	8	9	dB
Frequency Charact. (1)	G <sub>1-1</sub>	G <sub>2</sub> ': voltage gain at V <sub>IN</sub> =1V <sub>P-P</sub> , 5MHz 5MHz G <sub>2-2</sub> =G <sub>2</sub> '-G <sub>2</sub>	-1	0	1	dB
Frequency Charact. (2)	G <sub>2-2</sub>	G <sub>1</sub> ': voltage gain at V <sub>IN</sub> =1V <sub>P-P</sub> , 5MHz G <sub>1-1</sub> =G <sub>1</sub> '-G <sub>1</sub>	-1	0	1	dB
Differential Gain	DG	Stair Case, 1 V <sub>P-P</sub>	—	—	3	%
Differential Phase	DP	Stair Case, 1V <sub>P-P</sub>	—	—	3	deg
Threshold Level (1)	V <sub>TH-1</sub>	SW (1) input	1.4	2.2	3.0	V
Threshold Level (2)	V <sub>TH-2</sub>	SW (2) input	1.4	2.2	3.0	V
Threshold Level (3)	V <sub>TH-3</sub>	SW (3) input	1.4	2.2	3.0	V
Threshold Level (4)	V <sub>TH-4</sub>	SW (4) input	1.4	2.2	3.0	V
Threshold Level (5)	V <sub>TH-5</sub>	Open collector input	0.5	1.0	2.0	V
Clipping Level	V <sub>CLIP</sub>	SW (2) — ON V <sub>IN</sub> (1) = 1V <sub>P-P</sub> , stair case	32	40	48	IRE
Inside White Level	V <sub>IN</sub>	SW (3) — ON V <sub>IN</sub> (1)=1V <sub>P-P</sub>	92	100	108	IRE
Cross-talk	CT	f <sub>IN</sub> =4MHz	—	-50	—	dB

■ OUTPUT SELECT CODE

● Video Output (1)

SW (1)	V <sub>OUT</sub> (1) Output Signal
0	V <sub>IN</sub> (1)
1	V <sub>IN</sub> (2)

● Video Output (2)

SW (1)	SW (2)	SW (3)	V <sub>OUT</sub> (2) Output Signal
0	0	0	V <sub>IN</sub> (1)
0	1	0	V <sub>IN</sub> (3)
1	0	0	V <sub>IN</sub> (2)
1	1	0	V <sub>IN</sub> (2)

● Super Imposer

1. Switching of SW (3), it imposes DC level in video signal regardless to SW (1), SW (2) Condition.


SW (3)	V <sub>OUT</sub> (2) Output Signal
0	Video Signal
1	DC Level

2. Switching of SW (4), it selects DC level at internal white level (100 IRE) or external setting level.

SW (4)	V <sub>OUT</sub> (2) Output Signal
0	Internal White Level
1	External Set Level

● Open Collector Drive Switch


This switch has function to make SW (2), SW (3) no working and V<sub>OUT</sub> (2) output signal to the same output signal of V<sub>OUT</sub> (1). It operates in CMOS level.



## ■ TERMINAL FUNCTION


PIN.	EQUIVALENT CCT	PIN.	EQUIVALENT CCT
1 $V_{IN2}$		9 GND	
2 SW(1)		10 SW(3)	
3 $V_{IN1}$		11 open. O.C.	
4 $V^+$		12 REF1	
5 SW(4)		13 $V_{IN3}$	
6 REF2		14 SW(2)	
7 $V_{OUT2}$		15 $V_{OUT1}$	
8 NC		16 $E_{FT.C}$	

## ■ TEST CIRCUIT




■ TYPICAL CHARACTERISTICS


Operating Current




Clipping/Internal Level




Voltage Gain (1),(2)




Gain Change Ratio (5MHz/1MHz)



Differential Gain/Differential Phase



Threshold Level



## ■ GENERAL DESCRIPTION

The NJM2224 is a video noise reducer IC of which operation is to reduce noise contained in video color and luminance signal, and at the same time to correct outline of horizontal and vertical image signal.

The NJM2224 is suited for VCR camera especially.


## ■ FEATURES

- Operating Voltage (+4.75V~+5.25V)
- Package Outline DMP8
- Bipolar Technology

## ■ RECOMMENDED OPERATING CONDITION

- Operating Voltage  $V^+$  4.75~5.25V

## ■ PIN CONFIGURATION



## ■ PACKAGE OUTLINE



NJM2224M

■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V <sup>+</sup>	8	V
Power Dissipation	P <sub>D</sub>	300	mW
Operating Temperature Range	T <sub>opr</sub>	-20 ~ +75	°C
Storage Temperature Range	T <sub>stg</sub>	-40 ~ +125	°C


■ ELECTRICAL CHARACTERISTICS

(V<sup>+</sup>=5V, f=100kHz, Ta=25°C)









PARAMETER	SYMBOL	TEST-CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Current	I <sub>CC</sub>		—	6.9	10	mA
Voltage Gain (Pin8-Pin2)	A <sub>U11</sub>	V <sub>I</sub> =4V, V <sub>IN</sub> =100mV <sub>P-P</sub>	-1	0	+1	dB
	A <sub>U12</sub>	V <sub>I</sub> =0V, V <sub>IN</sub> =100mV <sub>P-P</sub>	-11.5	-10	-8.5	
Voltage Gain (Pin1-Pin2)	A <sub>U21</sub>	V <sub>I</sub> =4V, V <sub>IN</sub> =100mV <sub>P-P</sub>	—	-45	-38	dB
	A <sub>U22</sub>	V <sub>I</sub> =0V, V <sub>IN</sub> =100mV <sub>P-P</sub>	-4.2	-3.2	-2.2	
Voltage Gain (Pin8-Pin6)	A <sub>U31</sub>	V <sub>I</sub> =4V, Pin2-1 (Inv. Amp), V <sub>IN</sub> =20mV <sub>P-P</sub>	—	—	-20	dB
	A <sub>U32</sub>	V <sub>I</sub> =4V, Pin2-1 (Inv. Amp), V <sub>IN</sub> =300mV <sub>P-P</sub>	-5	-3	-1	
Bandwidth (Pin8-Pin2)	f <sub>B1</sub>	V <sub>I</sub> =4V, V <sub>IN</sub> =100mV <sub>P-P</sub>	10	—	—	MHz
Bandwidth (pin1-pin2)	f <sub>B2</sub>	V <sub>I</sub> =0V, V <sub>IN</sub> =100mV <sub>P-P</sub>	10	—	—	MHz
Bandwidth (Pin8-Pin6)	f <sub>B3</sub>	V <sub>I</sub> =4V, V <sub>IN</sub> =100mV <sub>P-P</sub>	8	—	—	MHz
Pin6 DC Voltage	V <sub>6-DC</sub>		—	1.3	—	V

Note: Unless specified, all items are tested by Test Circuit.

■ TEST CIRCUIT



## ■ TERMINAL FUNCTION

PIN NO.	PIN NAME	INSIDE EQUIVALENT CIRCUITS	PIN NO.	PIN NAME	INSIDE EQUIVALENT CIRCUITS
1	CCD Input		5	Signal Bypass	
2	CCD Output		6	Output	
3	V+		7	Control Input	
4	GND		8	Input	



# ■ APPLICATION NOTE

The NJM2224 is an integrated circuit of composing variable comb type filter which reduces noise mixed in chroma or luminance signal of VCR camera and others. The CCD delay device is suitable for outside delay element composing comb type filter, compared with a glass delay device. The basic circuit is the most excellent FB system with NULL.

Fig.1 is its basic block diagram and Fig.2 is actual block diagram of NJM2224.

Fig.3 is one of application examples.

The video noise reducer system is composed of three capacitors for connection and one capacitor for signal bypass and CCD delay device. The NJM2224 is applicable to both of chroma and luminous signal using CCD delay device suitable for each signal. High level input to the Control of Reduce/Enhance terminal (Pin7) makes enhance mode (increasing of high frequency part) and Low level input makes reduce mode (decreasing of high frequency part.) Its threshold level is about 2.25V at 5V supply voltage. Basic operating characteristics is shown in Fig.4.




Fig. 1 Basic Block Diagram




Fig. 2 Block Diagram




Fig. 3 Application




Fig. 4 Basic Operating Characteristic



The comb type filter has special frequency characteristics shown Fig.5, and is widely used to separate luminance and color signal in video-signal circuit. Using this comb type filter, the NJM2224 reduces noise and enhances signal in video signal, automatically.

Fig.6 shows video signal wave form and its frequency component.




Fig. 5 Comb Type Filter Frequency Characteristic





Fig. 6 Video Signal Waveform & Frequency Component

Fig.7 shows output characteristics determined by the input level to Pin7. The phase difference of each signal makes the output distortion of comb type filter characteristics, because FB system adds and subtracts each signal. The NJM2224 phase difference is 2 degree at 4MHz. High dynamic range of video signal is realized by high supply voltage.

Fig.7 Comb Type Filter Characteristics vs. Input Signal Level (800mV<sub>P-P</sub>=0dB)



## VIDEO CAMERA AUTO-IRIS FUNCTION

## ■ GENERAL DESCRIPTION

The NJM2225 are bipolar integrated circuits of motor drive for video camera. The NJM2225 have function of auto iris by video luminance signal and external information input to AGC circuit. They are composed of clipping circuit of video luminance signal, amplifier for driving motor and comparator for AGC circuits.

## ■ FEATURES

- Operating Voltage
- Internal Auto Iris Circuit
- Package Outline
- Bipolar Technology

(+4.5V~+11V)

DMP16, ZIP16, SSOP16


## ■ RECOMMENDED OPERATING CONDITION

- Operating Voltage

4.5~11V

## ■ PIN CONFIGURATION

## ■ PACKAGE OUTLINE




NJM2225S




NJM2225V



NJM2225M



NJM2225S



■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)


PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V*	12	V
Motor Drive Current	I <sub>o</sub>	30	mA(PIN.9)
Power Dissipation	P <sub>d</sub>	(ZIP16) 500	mW
		(DMP16) 350	mW
		(SSOP16) 350	mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C

■ ELECTRICAL CHARACTERISTICS

(Ta=25°C, V<sub>1</sub>\*=9V, V<sub>2</sub>\*=9V)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Current	I <sub>CC</sub>		—	5.0	8.0	mA
Pin 3 Clip HIGH Level	V <sub>CLH</sub>	V <sub>5</sub> =5V	2.82	2.90	2.98	V
Pin 3 Clip LOW Level	V <sub>CLL</sub>	V <sub>5</sub> =0V	2.27	2.35	2.43	V
Pin 5 Threshold Level	V <sub>TH</sub>		0.7	1.4	2.1	V
7-9 Open Loop Gain	G <sub>0</sub>	R <sub>L1</sub> =1kΩ (Pin 9-V*)	80	90	—	dB
Pin 9 Output Operating Voltage	V <sub>9L</sub>	R <sub>L1</sub> =1kΩ (Pin 9-V*)	1.4	1.5	1.6	V
Pin 10 DC Level	V <sub>10</sub>		1.9	2.1	2.3	V
AGC Clip Level	V <sub>12CL</sub>	R <sub>L2</sub> =15kΩ	3.80	4.00	4.20	V
Pin 15 Saturation Level	V <sub>15L</sub>	E <sub>IN</sub> <sup>+</sup> =2V, E <sub>IN</sub> <sup>-</sup> =2.1V, R <sub>L3</sub> =5kΩ	—	0.2	0.4	V
Pin 15 OFF Level	V <sub>15H</sub>	E <sub>IN</sub> <sup>+</sup> =2V, E <sub>IN</sub> <sup>-</sup> =1.9V, R <sub>L3</sub> =5kΩ	8.9	9.0	—	V

## ■ TEST CIRCUIT



■ TEST CONDITION

PARAMETER	TEST CONDITION	
Operating Current	$V_1^+ = V_2^+ = 9V$ ⑤-GND, ⑬⑭-4.5V SW1~SW4-OFF Other Pins-OPEN	
(Clip Circuit)	SW1~SW4-OFF	
Pin 3 Clip HIGH Level	⑤-5V	③ Voltage Test
Pin 3 Clip LOW Level	⑤-0V	③ Voltage Test
Pin 5 Threshold Level	⑤-0.8V	③ Voltage Test Clip Level 1
	⑤-2.0V	③ Voltage Test Clip Level 2
(Driver-Amp Circuit)	SW2, SW3-ON	
7-9 Open Loop Gain	$V_s=6V$ ,	$V_M$ Value; A
	$V_s=3V$ ,	$V_M$ Value; B
	O.L. Gain=20LOG [3000/(A-B)]	
Pin 9 Output Operating Voltage	$V_s=0.5V$	⑨ Voltage Test
	SW3-ON	
(Comparator Circuit)		
Pin 10 DC Level	⑩ Voltage Test	
AGC Clip Level	SW1~SW3-ON	
	$V_s=8V$	⑫ Voltage Test
(External Comparator Circuit)		
Pin 15 Saturation Level	SW4-ON	
	⑬-2V	
	⑭-2.1V	⑮ Voltage Test
Pin 15 OFF Level	⑬-2V	
	⑭-1.9V	⑮ Voltage Test

## ■ TERMINAL FUNCTION

( $V_1^+ = 9V$ ,  $V_2^+ = 9V$ )

PIN NO.	PIN SYMBOL	EQUIVALENT CIRCUITS	PIN VOLTAGE[V]	PIN DESCRIPTION
1	$V_1^+$	—	9.0	Operating Voltage
2	$Y_{IN}$		2.38	Luminance signal input. Lum. sig. level: 0.5Vp-p.
3	HC		2.35	Setting clip level (High). No connect at $V^+ = 9V$ .
4	LC		0.6	Setting clip level (Low). No connect at $V^+ = 9V$ .
5	$W_{GP}$		0	Input window gate pulse. The pulse:
6	$Y_{OUT}$		2.35	Clipped luminance signal Output.
7	$D_{IN}^+$		—	Input driver amp signal (+) of luminance converted to DC level.
8	$D_{IN}^-$		—	Input driver amp signal (-) of iris motor threshold voltage.
9	$D_{OUT}$		—	Driver amp output which drive driver coil of iris motor.




## ■ TERMINAL FUNCTION

( $V_1^+ = 9V$ ,  $V_2^+ = 9V$ )


PIN NO.	PIN SYMBOL	EQUIVALENT CIRCUITS	PIN VOLTAGE[V]	PIN DESCRIPTION
10	$C_{IN}^-$		2.09	Level set of COMP (1) which judges on-off condition of iris. No connect at $V^+ = 9V$ .
11	GND		0	GND
12	$C_{OUT}$		0	Comparator (1) output which is signal to AGC circuit. Can drive TTL with 15k $\Omega$ load (4V/0V).
13	$E_{IN}^+$		—	Comparator (2) input (+)
14	$E_{IN}^-$		—	Comparator (2) input (-)
15	$E_{OUT}$		—	Comparator (2) output
16	$V_2^+$		9.0	Supply terminal to comparator (2)



## NIMROD



### ■ BRIEF OPERATION PRINCIPLE



■ EXTERNAL CIRCUIT

EXTERNAL DEVICE	OPERATION DESCRIPTION
Pin6-Pin7 resistor 2.7k $\Omega$ Pin7-GND capacitor 3.3 $\mu$ F	Integrating video luminance signal, and convert to DC level.
Pin7-L1 resistor 120 $\Omega$	Control iris motor speed.
Pin8 -Pin9 RC 680k $\Omega$ , 1k $\Omega$ , 0.1 $\mu$ F	To prevent miss operation of motor by vertical synchronous signal, low-pass filter acts as negative feedback circuit.
Pin8-GND capacitor 1 $\mu$ F	AC ground
V <sub>1</sub> <sup>+</sup> -GND Variable resistor	Set threshold value of iris-motor start.


■ NOTE

- When used at V<sub>1</sub><sup>+</sup>=9V, not connect pin3, pin4, pin10.

## TYPICAL CHARACTERISTICS


### Operating Current

( $T_a = 25^\circ\text{C}$ )




### Clip Level (Pin 3)

( $T_a = 25^\circ\text{C}$ )




### Threshold Level (Pin 5)

( $T_a = 25^\circ\text{C}$ )




### Open Loop Gain (Pin 7-Pin 9)

( $T_a = 25^\circ\text{C}$ )




### Driver Amp Operating Voltage Level (Pin 9)

( $T_a = 25^\circ\text{C}$ )






### Comparator (1) Input DC Level (Pin 10)

( $T_a = 25^\circ\text{C}$ )



# ■ TYPICAL CHARACTERISTICS



Pin	Typical		Max	
	Value	Unit	Value	Unit
1	1.0	V	1.5	V
2	1.0	V	1.5	V
3	1.0	V	1.5	V
4	1.0	V	1.5	V
5	1.0	V	1.5	V
6	1.0	V	1.5	V
7	1.0	V	1.5	V
8	1.0	V	1.5	V
9	1.0	V	1.5	V
10	1.0	V	1.5	V
11	1.0	V	1.5	V
12	1.0	V	1.5	V
13	1.0	V	1.5	V
14	1.0	V	1.5	V
15	1.0	V	1.5	V
16	1.0	V	1.5	V
17	1.0	V	1.5	V
18	1.0	V	1.5	V
19	1.0	V	1.5	V
20	1.0	V	1.5	V
21	1.0	V	1.5	V
22	1.0	V	1.5	V
23	1.0	V	1.5	V
24	1.0	V	1.5	V
25	1.0	V	1.5	V
26	1.0	V	1.5	V
27	1.0	V	1.5	V
28	1.0	V	1.5	V
29	1.0	V	1.5	V
30	1.0	V	1.5	V
31	1.0	V	1.5	V
32	1.0	V	1.5	V
33	1.0	V	1.5	V
34	1.0	V	1.5	V
35	1.0	V	1.5	V
36	1.0	V	1.5	V
37	1.0	V	1.5	V
38	1.0	V	1.5	V
39	1.0	V	1.5	V
40	1.0	V	1.5	V
41	1.0	V	1.5	V
42	1.0	V	1.5	V
43	1.0	V	1.5	V
44	1.0	V	1.5	V
45	1.0	V	1.5	V
46	1.0	V	1.5	V
47	1.0	V	1.5	V
48	1.0	V	1.5	V
49	1.0	V	1.5	V
50	1.0	V	1.5	V
51	1.0	V	1.5	V
52	1.0	V	1.5	V
53	1.0	V	1.5	V
54	1.0	V	1.5	V
55	1.0	V	1.5	V
56	1.0	V	1.5	V
57	1.0	V	1.5	V
58	1.0	V	1.5	V
59	1.0	V	1.5	V
60	1.0	V	1.5	V
61	1.0	V	1.5	V
62	1.0	V	1.5	V
63	1.0	V	1.5	V
64	1.0	V	1.5	V
65	1.0	V	1.5	V
66	1.0	V	1.5	V
67	1.0	V	1.5	V
68	1.0	V	1.5	V
69	1.0	V	1.5	V
70	1.0	V	1.5	V
71	1.0	V	1.5	V
72	1.0	V	1.5	V
73	1.0	V	1.5	V
74	1.0	V	1.5	V
75	1.0	V	1.5	V
76	1.0	V	1.5	V
77	1.0	V	1.5	V
78	1.0	V	1.5	V
79	1.0	V	1.5	V
80	1.0	V	1.5	V
81	1.0	V	1.5	V
82	1.0	V	1.5	V
83	1.0	V	1.5	V
84	1.0	V	1.5	V
85	1.0	V	1.5	V
86	1.0	V	1.5	V
87	1.0	V	1.5	V
88	1.0	V	1.5	V
89	1.0	V	1.5	V
90	1.0	V	1.5	V
91	1.0	V	1.5	V
92	1.0	V	1.5	V
93	1.0	V	1.5	V
94	1.0	V	1.5	V
95	1.0	V	1.5	V
96	1.0	V	1.5	V
97	1.0	V	1.5	V
98	1.0	V	1.5	V
99	1.0	V	1.5	V
100	1.0	V	1.5	V

## VIDEO SUB-CARRIER SIGNAL DOUBLER/TRIPLER

## ■ GENERAL DESCRIPTION

The NJM2228 is a doubler/tripler oscillator based on video sub-carrier frequency using PLL circuit technique.

The NJM2228 is suit to standard clock generator of CCD clock and onscreen display.

## ■ FEATURES

- Operating Voltage (+4V~+6V)
- Good input sensitivity  $V_{IN}=120\text{mV MIN.}$
- Maximum oscillation frequency 20MHz.
- Switch function of doubler / tripler
- Package Outline DIP8, DMP8, SIP8
- Bipolar Technology

## ■ APPLICATION

- VCR Video Camera AV-TV Video Disc Player

## ■ PIN CONFIGURATION



NJM2228D  
NJM2228M

## PIN FUNCTION

1.  $f_{SC}$  Input
2. Detection Filter
3. GND
4. Oscillator Output
5. Oscillator C
6.  $V^+$
7. Oscillator R
8. 2/3 Switch




NJM2228S

## PIN FUNCTION

1.  $f_{SC}$  Input
2. Detection Filter
3. GND 1
4. Oscillator Output
5. GND 2
6. Oscillator C
7.  $V^+$
8. Oscillator R
9. 2/3 Switch

## ■ BLOCK DIAGRAM &amp; EXTERNAL COMPONENTS



There is stray capacity assembled on PC board, and so select  $R_x$ ,  $C_x$  to the value which pin 2 voltage (search voltage at VCO locked) becomes about 2V.  $C_x > 5\text{pF}$ ,  $5.6\text{k} > R_x > 3.3\text{k}\Omega$ .

	NTSC		PAL	
	3 multiplier	2 multiplier	3 multiplier	2 multiplier
$C_x$	10 p	22 p	8 p	15 p
$R_x$	4.7 k	4.6 k	3.9 k	4.6 k

■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)


PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V*	8	V
Input Voltage	I <sub>o</sub>	GND - 0.3 ~ V*+0.3	V
Power Dissipation	P <sub>D</sub>	(DIP8) 500	mW
		(DMP8) 300	mW
		(SIP8) 500	mW
Operating Temperature Range	T <sub>opr</sub>	-20 ~ +75	°C
Storage Temperature Range	T <sub>stg</sub>	-40 ~ +125	°C

■ ELECTRICAL CHARACTERISTICS

(V\*=5V, Ta=25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Voltage	V*		4.7	5.0	5.3	V
Operating Current	I <sub>cc</sub>	S1=1, S2=1, input Vi1 : 3.58MHz Count Current	7	10	13	mA
(3 Multiplier Oscillator)		(S3=1 apply below abbreviation)				
Input Voltage Swing Range	V <sub>fsc3</sub>	S1=1, S2=1, input Vi1 : 3.58 or 4.43MHz (sine wave), guaranteed Vi1 voltage range.	0.12	1.0	2.0	Vp-p
Input Sensitivity	V <sub>is3</sub>	S1=1, S2=1, input Vi1 : 3.58 or 4.43MHz (sine wave), actually tested minimum Vi1 voltage.	—	0.05	—	Vp-p
VCO Oscillation Swing	V <sub>o3</sub>	S1=1, S2=2, input Vi1 : 3.58MHz, 1.0Vp-p. V <sub>o3</sub> Oscillation Swing	0.7	0.9	1.1	Vp-p
fsc Leakage	L <sub>fsc3</sub>	S1=1, S2=2, input Vi1 : 3.58MHz, V <sub>o3</sub> (fsc level/3fsc level)	—	-50	—	dB
3fsc Output Duty	D <sub>3fsc</sub>	S1=1, S2=2, input Vi1 : 3.58MHz, 1.0Vp-p, V <sub>os</sub> output signal duty.	45	50	55	%
(2 Multiplier Oscillator)		(S3=2 apply below)				
Input Voltage Swing Range	V <sub>fsc2</sub>	S1=1, S2=1, input Vi1 : 3.58 or 4.43MHz (sine wave), guaranteed Vi1 voltage range.	0.12	1.0	2.0	Vp-p
Input Sensitivity	V <sub>is2</sub>	S1=1, S2=1, input Vi1 : 3.58 or 4.43MHz (sine wave), actually tested minimum Vi1 voltage.	—	0.05	—	Vp-p
VCO Oscillation Swing	V <sub>o2</sub>	S1=1, S2=2, input Vi1 : 3.58MHz, 1.0Vp-p, V <sub>o2</sub> Oscillation Swing	0.7	0.9	1.1	Vp-p
fsc Leakage	L <sub>fsc2</sub>	S1=1, S2=2, input Vi1 : 3.58MHz, 1.0Vp-p, V <sub>o2</sub> (fsc level/2fsc level)	—	-50	—	dB
2fsc Output Duty	D <sub>2fsc</sub>	S1=1, S2=2, input Vi1 : 3.58MHz, 1.0Vp-p, V <sub>os</sub> Output signal duty.	45	50	55	%

# ■ TEST CIRCUIT



(DIP-8/DMP-8)

(note 1): Rx, Cx accuracy: less than  $\pm 1\%$ .

(note 2): Cx is not considered pin 5 stray capacitance. VCO free-run frequency is affected by stray capacitance of P.C board, socket and others.

(note 3): The NJM2228 is produced by high frequency wafer process and some of pin may be weak against surge voltage.


(note 4): Pin 2 filter must be connected to ground.



■ TYPICAL CHARACTERISTICS


VCO Oscillator Frequency

( $V_{OS} = 2V$ ,  $T_a = 25^\circ C$ )




VCO Oscillator Frequency

(No input signal,  $V_{OS} = 2.0V$ ,  $T_a = 25^\circ C$ )



VCO Oscillator Frequency

(No input signal,  $V_{OS} = 2.0V$ )





## VIDEO SUB-CARRIER SIGNAL TRIPLER

## ■ GENERAL DESCRIPTION

The NJM2238 is a tripler oscillator based on video subcarrier frequency using PLL circuit technique. The NJM2238 is suit to standard clock generator of CCD clock and on-screen display.


## ■ FEATURES

- Operating Voltage (+4.7V~+5.3V)
- Maximum Oscillator Frequency
- Tripler Output
- Package Outline DIP-8, DMP-8, SIP-8
- Bipolar Technology

## ■ APPLICATION


- VCR Video Camera AV-TV Video Disc Player

## ■ PIN CONFIGURATION



## PIN FUNCTION


1.  $f_{SC}$  Input
2. Detection Filter
3. GND
4. Oscillator Output
5. Oscillator C
6.  $V^+$
7. Oscillator R
8. NC



## PIN FUNCTION

1.  $f_{SC}$  Input
2. Detection Filter
3. GND 1
4. Oscillator Output
5. GND 2
6. Oscillator C
7.  $V^+$
8. Oscillator R
9. NC


## ■ PACKAGE OUTLINE



NJM2238D




NJM2238M



NJM2238S

■ BLOCK DIAGRAM & EXTERNAL COMPONENTS



There is stray capacity assembled on PC board, and so select  $R_x$ ,  $C_x$  to the value which pin 2 voltage (search voltage at VCO locked) becomes about 2V.  $C_x > 5\text{pF}$ ,  $5.6\text{k}\Omega > R_x > 3.3\text{k}\Omega$

	NTSC	PAL
$C_x$	10 p	8 p
$R_x$	5.2 k	4.4 k

## ■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)


PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V <sup>+</sup>	8	V
Input Voltage	V <sub>IN</sub>	GND-0.3~V <sup>+</sup> +0.3	V
Power Dissipation	P <sub>D</sub>	(DIP8) 500	mW
		(DMP8) 300	mW
		(SIP8) 500	mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C

## ■ ELECTRICAL CHARACTERISTICS

(V<sup>+</sup>=5V, Ta=25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Recommended Oper. Voltage Range	V <sup>+</sup>		4.7	5.0	5.3	V
Operating Current	I <sub>CC</sub>	S1=1, S2=1, input Vi1: 3.58MHz 1.0V <sub>p-p</sub> . Count Current	5.6	8	10.4	mA
Input Voltage Swing Range	V <sub>fsc</sub>	S1=1, S2=1, input Vi1: 3.58 or 4.43MHz (sine wave), guaranteed Vi1 voltage range.	0.5	1.0	2.0	V <sub>p-p</sub>
Input Sensitivity	V <sub>is</sub>	S1=1, S2=1, input Vi1: 3.58 or 4.43MHz (sine wave), actually tested minimum Vi1 voltage.	—	0.2	—	V <sub>p-p</sub>
VCO Oscillation Swing	V <sub>O3</sub>	S1=1, S2=2, input Vi1: 3.58MHz, 1.0V <sub>p-p</sub> .	0.7	0.9	1.1	V <sub>p-p</sub>
fsc Leakage	L <sub>fsc</sub>	S1=1, S2=2, input Vi1: 3.58MHz, 1.0V <sub>p-p</sub> . V <sub>O3</sub> (fsc level/3fsc level)	—	-50	—	dB
3fsc Output Duty	D <sub>3fsc</sub>	S1=1, S2=2, input Vi1: 3.58MHz, 1.0V <sub>p-p</sub> , V <sub>O3</sub> output signal duty.	45	50	55	%

## ■ TEST CIRCUIT



(note 1):  $R_x$ ,  $C_x$  accuracy: less than  $\pm 1\%$

(note 2):  $C_x$  is not considered pin 5 stray capacitance. VCO free-run frequency is affected by stray capacitance of PC board, socket and others.


(note 3): The NJM2238 is produced by high frequency wafer process and some of pin may be weak against surge voltage.

(note 4): Pin 2 filter must be connected to ground.

## ■ TYPICAL CHARACTERISTICS

### VCO Oscillator Frequency

( $V_{OS} = 2V$ ,  $T_a = 25^\circ C$ )



## 2-INPUT SINGLE VIDEO SWITCH

## ■ GENERAL DESCRIPTION

The NJM2233B is 2-input signal video switch selecting one of two video or audio signals. Its operating voltage is 4.75 to 13V and bandwidth is 10MHz. Crosstalk is 70dB (at 4.43MHz). It is applied to both NTSC and PAL VTR.


## ■ FEATURES

- Operating Voltage (+4.75V~+13V)
- 2 Input-1 Output
- Crosstalk 70dB (at 4.43MHz)
- Package Outline DIP8, DMP8, SIP8, SSOP8
- Bipolar Technology

## ■ APPLICATION

- VCR Video Camera AV-TV Video Disc Player Audio

## ■ BLOCK DIAGRAM



○ DIP-8, DMP-8 (4, 5pin NC)  
( ) SIP-8 (1, 3pin NC)

## ■ PACKAGE OUTLINE




NJM2233BD



NJM2233BM




NJM2233BV



NJM2233BL


## ■ PIN CONFIGURATION



NJM2233BD  
NJM2233BM  
NJM2233BV

## PIN FUNCTION

1.  $V_{in1}$
2. SW1
3.  $V_{in2}$
4. N.C.
5. N.C.
6.  $V^+$
7.  $V_{out}$
8. GND



NJM2233BL

## PIN FUNCTION

1. N.C.
2.  $V^+$
3. N.C.
4.  $V_{out}$
5. GND
6.  $V_{in1}$
7. SW1
8.  $V_{in2}$

■ **ABSOLUTE MAXIMUM RATINGS**

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V <sup>+</sup>	15	V
Power Dissipation	P <sub>D</sub>	(DIP8) 500	mW
		(DMP8) 300	mW
		(SIP8) 800	mW
		(SSOP8) 250	mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C

■ **ELECTRICAL CHARACTERISTICS**


(V<sup>+</sup>=5V, Ta=25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Voltage	V <sup>+</sup>		4.75	—	13.0	V
Operating Current	I <sub>CC</sub>	S1=S2=S3=1	—	8.5	11.0	mA
Frequency Characteristic (1)	G <sub>f1</sub>	V <sub>i</sub> =2.5V <sub>pp</sub> V <sub>o</sub> (20Hz)/V <sub>o</sub> (100kHz)	—	0	±1.0	dB
Frequency Characteristic (2)	G <sub>f2</sub>	V <sub>i</sub> =2.0V <sub>pp</sub> V <sub>o</sub> (10MHz)/V <sub>o</sub> (100kHz)	—	0	±1.0	dB
Voltage Gain	G <sub>V</sub>	V <sub>i</sub> =2.5V <sub>pp</sub> , 100kHz, V <sub>o</sub> /V <sub>i</sub>	-0.5	0	—	dB
Total Harmonic Distortion	THD	V <sub>i</sub> =2.5V <sub>pp</sub> , 1kHz	—	0.01	—	%
Differential Gain	DG	V <sub>i</sub> =2V <sub>pp</sub> standard staircase signal	—	0	—	%
Differential Phase	DP	V <sub>i</sub> =2V <sub>pp</sub> standard staircase signal	—	0	—	deg
Output Offset Voltage	V <sub>off</sub>	S1=S2=1, S3=1→2, V <sub>o</sub> voltage change	—	0	±15	mV
Crosstalk	CT	(S1=S3=1, S2=2) and (S1=S3=2, S2=1) V <sub>i</sub> =2.0V <sub>pp</sub> , 4.43MHz, V <sub>o</sub> /V <sub>i</sub>	—	-70	—	dB
Switch Change Voltage	V <sub>CH</sub>	Garanteed voltage of all switch on	2.4	—	—	V
	V <sub>CL</sub>	Garanteed voltage of all switch off	—	—	0.8	V
Input Impedance	R <sub>I</sub>		—	15	—	kΩ
Output impedance	R <sub>O</sub>		—	10	—	Ω

■ **CONTROL SIGNAL - OUTPUT SIGNAL**

SW 1	OUTPUT SIGNAL
L	V <sub>IN 1</sub>
H	V <sub>IN 2</sub>

## ■ TEST CIRCUIT




DC Voltage of Each Terminal  
Typ. on Test Circuit ( $T_a=25^\circ\text{C}$ ).

Terminal name	$V_{IN1}$	SW1	$V_{IN2}$	$V^+$	$V_{OUT}$	GND
DC Voltage	$\frac{3}{5} V^+$	—	$\frac{3}{5} V^+$	—	$\frac{3}{5} V^+ - 0.7$	—

## ■ APPLICATION


Oscillation Prevention on light loading conditions  
Recommended under circuit




$r \cong 100\Omega$   
 $C \cong 20\text{pF}$

■ TYPICAL CHARACTERISTICS


Operating Current ( $T_a = 25^\circ\text{C}$ )




Operating Current ( $T_a = 25^\circ\text{C}$ )



Input DC Level ( $T_a = 25^\circ\text{C}$ ,  $V^+ = 5\text{V}$ )




Output DC Level ( $V^+ = 5\text{V}$ )




Voltage Gain

( $V^+ = 5\text{V}$ , 2Vp-p staircase signal input  $R_L = 1\text{k}\Omega$ )



Voltage Gain

( $V^+ = 5\text{V}$ , 2Vp-p staircase signal input)






## TYPICAL CHARACTERISTICS


### Differential Gain

( $V' = 5V$ , 2Vp-p staircase signal input)




### Differential Gain

( $V' = 5V$ , 2Vp-p staircase signal input)




### Differential Gain

( $V' = 5V$ , 2Vp-p staircase signal input  $R_L = 1k\Omega$ )




### Differential Phase

( $V' = 5V$ , 2Vp-p staircase signal input  $R_L = 1k\Omega$ )




### Differential Phase

( $V' = 5V$ , 2Vp-p staircase signal input  $R_L = 1k\Omega$ )








### Differential Phase





( $V' = 5V$ , 2Vp-p staircase signal input  $R_L = 1k\Omega$ )



## TYPICAL CHARACTERISTICS



## ■ EQUIVALENT CIRCUIT

PIN NO.	SYMBOL	INSIDE EQUIVALENT CIRCUIT	PIN NO.	SYMBOL	INSIDE EQUIVALENT CIRCUIT
1	V <sub>IN1</sub>		5	NC	_____
2	SW1		6	V+	_____
3	V <sub>IN2</sub>		7	V <sub>OUT</sub>	
4	NC	_____	8	GND	_____

## 3-INPUT VIDEO SWITCH


## ■ GENERAL DESCRIPTION

The NJM2234 is 3-input video switch selecting one of three input video or audio signals. Its operating supply voltage range is 5 to 12V and bandwidth is 10MHz. Crosstalk is 70dB (at 4.43MHz).

## ■ FEATURES

- Operating Voltage (+4.75V~+13V)
- 3 Input-1 Output
- Muting Function available
- Wide Operating Supply Voltage Range 4.75~13V
- Cross-talk 70dB (at 4.43MHz)
- Muting Function available
- Package Outline DIP-8, DMP-8, SIP-8, SSOP-8
- Bipolar Technology

## ■ PACKAGE OUTLINE




NJM2234D



NJM2234M



NJM2234V




NJM2234L


## ■ APPLICATION

- VCR Video Camera AV-TV Video Disc Player Audio

## ■ PIN CONFIGURATION



NJM2234D  
NJM2234M  
NJM2234V




NJM2234L

## PIN FUNCTION

1.  $V_{in1}$
2. SW1
3.  $V_{in2}$
4. SW2
5.  $V_{in3}$
6.  $V^+$
7.  $V_{out}$
8. GND

## ■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V <sup>+</sup>	15	V
Power Dissipation	P <sub>D</sub>	(DIP8) 500	mW
		(DMP8) 300	mW
		(SSOP8) 250	mW
		(SIP8) 800	mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C

■ ELECTRICAL CHARACTERISTICS

(V<sup>+</sup>=5V, Ta=25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Recommended Supply Voltage	V <sup>+</sup>		4.75	—	13.0	V
Operating Current	I <sub>CC</sub>	S1=S2=S3=S4=S5=1	—	11.0	14.5	mA
Frequency Characteristics (1)	G <sub>f1</sub>	V <sub>i</sub> =2.5V <sub>pp</sub> V <sub>o</sub> (20Hz)/V <sub>o</sub> (100kHz)	-1.0	—	+1.0	dB
Frequency Characteristics (2)	G <sub>f2</sub>	V <sub>i</sub> =2.0V <sub>pp</sub> V <sub>o</sub> (10MHz)/V <sub>o</sub> (100kHz)	-1.0	—	+1.0	dB
Voltage Gain	G <sub>v</sub>	V <sub>i</sub> =2.5V <sub>pp</sub> , 100kHz V <sub>o</sub> /V <sub>i</sub>	-0.5	—	+0.5	dB
Total Harmonic Distortion	THD	V <sub>i</sub> =2.5V <sub>pp</sub> , 1kHz	—	0.03	—	%
Differential Gain	DG	V <sub>i</sub> =2V <sub>pp</sub> Staircase signal	—	0	—	%
Differential Phase	DP	V <sub>i</sub> =2V <sub>pp</sub> Staircase signal	—	0	—	deg
Output Offset Voltage	V <sub>off</sub>	(note 2)	-30	—	+30	mV
Crosstalk (1)	CT1	V <sub>i</sub> =2.0V <sub>pp</sub> , 4.43MHz, V <sub>o</sub> /V <sub>i</sub> (note 3)	—	-70	—	dB
Crosstalk (2)	CT2	V <sub>i</sub> =2.0V <sub>pp</sub> , 4.43MHz, V <sub>o</sub> /V <sub>i</sub> (note 4)	—	-70	—	dB
Switch Change Voltage	V <sub>CH</sub>	All inside SW : ON	2.4	—	—	V
	V <sub>CL</sub>	All inside SW : OFF	—	—	0.8	V
Input Impedance	R <sub>I</sub>		—	15	—	kΩ
Output Impedance	R <sub>O</sub>		—	10	—	Ω

(note 1): If it is not shown about switch condition, it is tested on three condition below.

a) S1=2, S2=S3=S4=S5=1 b) S2=S4=2, S1=S3=S5=1, c) S3=S5=2, S1=S2=1, S4=1 or 2.

(note 2): S1=S2=S3=1. Output DC voltage difference of three mode below.

a) S4=S5=1 b) S4=2, S5=1 c) S4=1 or 2, S5=2

(note 3): S5=1, Tested on all combination of S1~S4 excepted two below.

a) S1=2, S4=1 b) S2=S4=2


(note 4): Tested on all combination of S1~S4 excepted one.

a) S5=2, S3=2

## ■ INPUT CONTROL SIGNAL - OUTPUT SIGNAL

SW 1	SW 2	OUTPUT SIGNAL
L	L	$V_{IN1}$
H	L	$V_{IN2}$
L/H	H	$V_{IN3}$

## ■ TEST CIRCUIT




## ■ CONNECTION DIAGRAM

Terminal Name	$V_{IN1}$	SW1	$V_{IN2}$	SW2	$V_{IN3}$	$V^+$	$V_{OUT}$	GND
DC Voltage	$\frac{2}{3} V^+$	—	$\frac{2}{3} V^+$	—	$\frac{2}{3} V^+$	—	$\frac{2}{3} V^+ - 0.7$	—

## ■ APPLICATION

Oscillation Prevention on light loading conditions

Recommended under circuit



## ■ EQUIVALENT CIRCUIT

PIN NO.	PIN FUNCTION	INSIDE EQUIVALENT CIRCUIT	PIN NO.	PIN FUNCTION	INSIDE EQUIVALENT CIRCUIT
1	V <sub>IN 1</sub>		5	V <sub>IN 3</sub> (Mute)	
2	SW 1		6	V+	
3	V <sub>IN 2</sub>		7	V <sub>OUT</sub>	
4	SW 2		8	GND	

## 3-INPUT VIDEO SWITCH

## ■ GENERAL DESCRIPTION

The NJM2235 is 3-input video switch for video and audio signal. It has clamp function and so is applied to fixed DC level of video signal. Its operating supply voltage range is 5 to 12V and bandwidth is 10MHz. Crosstalk is 70dB (at 4.43MHz).

## ■ FEATURES


- Operating Voltage (+4.75V~+13V)
- 3 Input-1 Output
- Internal Clamp Function
- Wide Operating Supply Voltage Range 4.75~13V
- Cross-talk 70dB (at 4.43MHz)
- Wide Frequency Range 10MHz
- Muting Function available
- Package Outline
- Bipolar Technology

DIP-8, DMP-8, SIP-8, SSOP-8


## ■ APPLICATION

- VCR Video Camera AV-TV Video Disc Player

## ■ PIN CONFIGURATION



NJM2235D  
NJM2235M  
NJM2235V




NJM2235L

## PIN FUNCTION

1.  $V_{in1}$
2. SW1
3.  $V_{in2}$
4. SW2
5.  $V_{in3}$
6.  $V^+$
7.  $V_{out}$
8. GND

## ■ BLOCK DIAGRAM



## ■ INPUT CONTROL SIGNAL - OUTPUT SIGNAL

SW 1	SW 2	OUTPUT SIGNAL
L	L	$V_{in1}$
H	L	$V_{in2}$
L/H	H	$V_{in3}$



## ■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V*	15	V
Power Dissipation	P <sub>D</sub>	(DIP8) 500	mW
		(DMP8) 300	mW
		(SSOP8) 250	mW
		(SIP8) 800	mW
Operating Temperature Range	T <sub>opr</sub>	-20 ~ +75	°C
Storage Temperature Range	T <sub>stg</sub>	-40 ~ +125	°C

## ■ ELECTRICAL CHARACTERISTICS

(V\*=5V, Ta=25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Recommended Supply Voltage	V*		4.75	—	13.0	V
Operating Current	I <sub>CC</sub>	S1=S2=S3=S4=S5=1	—	10.5	14.0	mA
Frequency Characteristics	G <sub>fz</sub>	V <sub>i</sub> =2.0Vpp V <sub>o</sub> (10Hz)/V <sub>o</sub> (100kHz)	-1.0	—	+1.0	dB
Voltage Gain	G <sub>v</sub>	V <sub>i</sub> =2.5Vpp, 100kHz V <sub>o</sub> /V <sub>i</sub>	-0.5	—	+0.5	dB
Differential Gain	DG	V <sub>i</sub> =2Vpp Staircase signal	—	0	—	%
Differential Phase	DP	V <sub>i</sub> =2Vpp Staircase signal	—	0	—	deg
Output Offset Voltage	V <sub>off</sub>	(note 2)	-30	0	+30	mV
Input Clamp Voltage	V <sub>ic</sub>	(note 5)	—	2.0	—	V
Crosstalk (1)	CT1	V <sub>i</sub> =2.0Vpp, 4.43MHz, V <sub>o</sub> /V <sub>i</sub> (note 3)	—	-70	—	dB
Crosstalk (2)	CT2	V <sub>i</sub> =2.0Vpp, 4.43MHz, V <sub>o</sub> /V <sub>i</sub> (note 4)	—	-70	—	dB
Switch Change Voltage	V <sub>CH</sub>	All inside SW : ON	2.4	—	—	V
	V <sub>CL</sub>	All inside SW : OFF	—	—	0.8	V
Output Impedance	R <sub>O</sub>		—	10	—	Ω

(note 1): If it is not shown about switch condition, it is tested on three conditions below.

a) S1=2, S2=S3=S4=S5=1 b) S2=S4=2, S1=S3=S5=1, c) S1=S2=1, S3=S5=2, S4=1 or 2.

(note 2): S1=S2=S3=1, Output DC voltage difference of three mode below.

a) S4=S5=1 b) S4=2, S5=1 c) S4=1 or 2, S5=2

(note 3): S5=1, Tested on all combination of S1~S4 except two below.

a) S1=2, S4=1 b) S2=S4=2


(note 4): Tested on all combination of S1~S4 except one.

a) S5=2, S3=2


(note 5): Input clamp voltage is about 2/5 of supply voltage.

# ■ APPLICATION

Oscillation Prevention on light loading conditions  
Recommended under circuit











# ■ TEST CIRCUIT



DC Voltage Each Terminal  
Typ. on Test Circuit  $T_a = 25^\circ\text{C}$

Terminal Name	V <sub>IN1</sub>	SW1	V <sub>IN2</sub>	SW2	V <sub>IN3</sub>	V <sup>+</sup>	V <sub>OUT</sub>	GND
DC Voltage	$\frac{2}{5} V^+$	—	$\frac{2}{5} V^+$	—	$\frac{2}{5} V^+$	—	$\frac{2}{5} V^+ - 0.7$	—

## ■ EQUIVALENT CIRCUIT

PIN NO.	PIN FUNCTION	INSIDE EQUIVALENT CIRCUIT	PIN NO.	PIN FUNCTION	INSIDE EQUIVALENT CIRCUIT
1	V <sub>IN 1</sub>		5	V <sub>IN 3</sub> (Mute)	
2	SW 1		6	V <sup>+</sup>	
3	V <sub>IN 2</sub>		7	V <sub>OUT</sub>	
4	SW 2		8	GND	

## VIDEO SUB-CARRIER SIGNAL QUADRUPLER

## ■ GENERAL DESCRIPTION

The NJM2240 is the quadruple oscillator of video band subcarrier frequency with PLL circuit technique. The NJM2240 is suit to standard clock generator of CCD clock and on-screen display.

## ■ FEATURES

- Operating Voltage
- High Input Sensitivity
- Maximum Oscillator Frequency
- Quadrupler Output
- Package Outline
- Bipolar Technology

## ■ APPLICATION

- VCR Video Camera AV-TV Video Disc Player

## ■ PIN CONFIGURATION



## PIN FUNCTION



1.  $f_{sc}$  Input
2. Detection Filter
3. GND
4. Oscillator Output
5. Oscillator C
6.  $V^+$
7. Oscillator R
8. NC




## PIN FUNCTION

1.  $f_{sc}$  Input
2. Detection Filter
3. GND 1
4. Oscillator Output
5. GND 2
6. Oscillator C
7.  $V^+$
8. Oscillator R
9. NC

## ■ PACKAGE OUTLINE



## ■ BLOCK DIAGRAM & EXTERNAL COMPONENTS



There is stray capacity assembled on PC board, and so select  $R_x$ ,  $C_x$  to the value which pin 2 voltage (search voltage at VCO locked) becomes about 2V.  $C_x > 4\text{pF}$ ,  $R_x > 2.7\text{k}\Omega$ .

	NTSC	PAL
	4 Multiplier	4 Multiplier
$C_x$	6 p	5 p
$R_x$	4.3 k	3.3 k

## ■ ABSOLUTE MAXIMUM RATINGS


(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V <sup>+</sup>	8	V
Input Voltage	V <sub>IN</sub>	GND-0.3~V <sup>+</sup> +0.3	V
Power Dissipation	P <sub>D</sub>	(DIP8) 500	mW
		(DMP8) 300	mW
		(SIP8) 500	mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C


## ■ ELECTRICAL CHARACTERISTICS

(V<sup>+</sup>=5V, Ta=25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Recommended Oper. Voltage Range	V <sup>+</sup>		4.7	5.0	5.3	V
Operating Current	I <sub>CC</sub>	S1=1, S2=1, input Vi1: 3.58MHz Count Current	7	10	13	mA
Input Voltage Swing Range	V <sub>fsc</sub>	S1=1, S2=1, input Vi1: 3.58 or 4.43MHz (sine wave), guaranteed Vi1 voltage range.	0.12	1.0	2.0	Vp-p
Input Sensitivity	V <sub>is</sub>	S1=1, S2=1, input Vi1: 3.58 or 4.43MHz (sine wave), actually tested minimum Vi1 voltage.	—	0.05	—	Vp-p
VCO Oscillation Swing	V <sub>O4</sub>	S1=1, S2=2, input Vi1: 3.58MHz, 1.0Vp-p	0.7	0.9	1.1	Vp-p
fsc Leakage	L <sub>fsc</sub>	S1=1, S2=2, input Vi1: 3.58MHz, 1.0Vp-p V <sub>O4</sub> (fsc level/4fsc level)	—	-50	—	dB
4fsc Output Duty	D <sub>4fsc</sub>	S1=1, S2=2, input Vi1: 3.58MHz, 1.0Vp-p, V <sub>O4</sub> output signal duty.	45	50	55	%



## ■ TEST CIRCUIT



(note 1):  $R_x$ ,  $C_x$  accuracy: less than  $\pm 1\%$

(note 2):  $C_x$  is not considered pin5 stray capacitance. VCO free-run frequency is affected by stray capacitance of PC board, socket and others.


(note 3): The NJM2240 is produced by high frequency wafer process and some of pin may be weak against surge voltage.

(note 4): Pin 2 filter must be connected to ground.

## ■ TYPICAL CHARACTERISTICS


### VCO Oscillator Frequency

( $V_{os}=2V$ ,  $T_a=25^\circ C$ )



## ■ GENERAL DESCRIPTION

## ■ PACKAGE OUTLINE




## ■ FEATURES

- Operating Voltage (+4.7V~+5.3V)
- Internal AFC circuit (Horizontal sync. signal)
- No adjustment of free run frequency.
- Internal detective circuit of sync. signal.
- Package Outline DIP16, ZIP-16
- Bipolar Technology

### ■ RECOMMENDED OPERATING CONDITION

- Operating Voltage 4.7~5.3V

### ■ BLOCK DIAGRAM





## ■ ABSOLUTE MAXIMUM RATINGS


(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V <sup>+</sup>	7	V
Power Dissipation	P <sub>D</sub>	500	mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C

## ■ ELECTRICAL CHARACTERISTICS

(Ta=25°C, V<sup>+</sup>=5V)


PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Operating Current	I <sub>CC</sub>	—	20	26	mA
AFC Free-run Frequency	f <sub>OH</sub>	15.534	15.734	15.934	kHz
AFC Pulse Width	T <sub>HD</sub>	3.7	3.9	4.1	μs
AFC Delay	T <sub>HA</sub>	0.7	1.7	2.7	μs
AFC Lock Range	Δf <sub>HL</sub>	+600 -900	+700 -1000	—	Hz
AFC Capture Range	Δf <sub>HP</sub>	+400 -700	+600 -900	—	Hz
AFC Output Voltage High	V <sub>HAH</sub>	4.0	4.2	—	V
AFC Output Voltage Low	V <sub>HAL</sub>	—	0	0.1	V
Sync. Signal Detection Level	V <sub>HDS</sub>	0.11	0.14	0.17	V
Sync. Signal Detection Delay Time	T <sub>HDC</sub>	0	0.57	1.5	μs
Sync. Signal Detection Output Voltage High	V <sub>HDH</sub>	4.0	4.2	—	V
Sync. Signal Detection Output Voltage Low	V <sub>HDL</sub>	—	0	0.1	V
V <sub>SYNC</sub> Threshold Voltage High	V <sub>DSH</sub>	2.4	2.5	2.6	V
V <sub>SYNC</sub> Threshold Voltage Low	V <sub>DSL</sub>	1.4	1.5	1.6	V
V <sub>SYNC</sub> Output Voltage High	V <sub>DH</sub>	4.0	4.2	—	V
V <sub>SYNC</sub> Output Voltage Low	V <sub>DL</sub>	—	0	0.1	V
V <sub>SYNC</sub> Pulse Width	T <sub>VD</sub>	212	272	332	μs
V <sub>SYNC</sub> Delay Time	T <sub>VDT</sub>	9.6	12.3	15	μs
Sync. Detection Lock Voltage High	V <sub>LH</sub>	2.53	2.68	2.83	V
Sync. Detection Lock Voltage Low	V <sub>LL</sub>	1.25	1.40	1.55	V
Sync. Detection Capture High	V <sub>CH</sub>	2.07	2.22	2.37	V
Sync. Detection Capture Low	V <sub>CL</sub>	1.57	1.72	1.87	V
Sync. Detection Output Voltage High	V <sub>DEH</sub>	4.0	4.2	—	V
Sync. Detection Output Voltage Low	V <sub>DEL</sub>	—	0	0.1	V
Sync. Detection Output Voltage High	V <sub>DEH</sub>	4.0	4.2	—	V
Sync. Detection Output Voltage Low	V <sub>DEL</sub>	—	0	0.1	V



## ■ ELECTRICAL PARAMETER TEST METHOD

Test Circuit:

PARAMETERS	SW-1	SW-2	SW-3	TEST CONDITION
Operating Current	A	A	A	No input signal. DC current at Pin15.
AFC Free-run Frequency	A	A	A	No input signal. Video-IN terminal to GND. Frequency at Pin16.
AFC Pulse Width	A	A	A	No input signal. Output Pulse width at pin16. (Note 1)
AFC Output Delay Time	A	A	A	Input 2V <sub>P-P</sub> video signal on Video-IN terminal. Delay time between input and AFC output signal. (Note 1)
AFC Lock Range	A	A	A	Operating frequency range of AFC output when the input pulse signal frequency with 5 $\mu$ sec pulse width at Video-IN terminal changes.
AFC Capture Range	A	A	A	Frequency range when signal changes from AFC unlock condition to lock.
AFC Output Voltage	A	A	A	Output voltage at Pin16 in condition of load resistance $R_L = 10k\Omega$ .
Sync. Signal Detection Level	A	A	A	Putting 2V <sub>P-P</sub> video signal on Video-IN terminal and reducing it to the level that pin5 output waveform is beginning to change. V <sub>HDS</sub> is the sink-chip level at that point. (Note 2)
Sync. Signal Detection Output Voltage	A	A	A	Output voltage at Pin5 with load resistance $R_L = 10k\Omega$ .
Sync. Signal Detection Delay Time	A	A	A	2V <sub>P-P</sub> video signal at Video-IN terminal. Time difference between input(Pin5) and output(Pin6) waveform.
V <sub>SYNC</sub> Threshold Voltage High	B	A	A	Gradually increase DC voltage from 2V to 3V at V <sub>SYNC-IN</sub> terminal. DC input voltage when output voltage at Pin10 changes from LOW to HIGH state.
V <sub>SYNC</sub> Threshold Voltage Low	B	A	A	Gradually decrease DC voltage from 3V to 1V at V <sub>SYNC-IN</sub> terminal. DC input voltage when output voltage at Pin10 changes from HIGH to LOW state.
V <sub>SYNC</sub> Output Voltage	B	A	A	Output voltage at Pin10 with load resistance $R_L = 10k\Omega$ .
V <sub>SYNC</sub> Pulse Width	A	A	A	Putting 2V <sub>P-P</sub> video signal on Video-IN terminal and measuring output pulse width at Pin10. (Note 3)
V <sub>SYNC</sub> Delay Time	A	A	A	Putting 2V <sub>P-P</sub> video signal on Video-IN terminal. Delay time between output at Pin10 and V <sub>SYNC</sub> at Pin6. (Note 3)
Sync. Detection Lock Voltage High	A	B	B	Increase DC voltage from 2V to 4V put on Sync-Det-IN terminal and measure its DC voltage when output voltage at Pin13 changes from HIGH to LOW. (Note 4)
Sync. Detection Lock Voltage Low	A	B	B	Decrease DC voltage from 2V to 1V put on Sync-Det-IN terminal and measure its DC voltage when output voltage at Pin13 changes from HIGH to LOW. (Note 4)
Sync. Detection Capture High	A	B	B	Decrease DC voltage from 3V to 1V put on Sync-Det-IN terminal and measure its DC voltage when output voltage at Pin13 changes from LOW to HIGH. (Note 4)
Sync. Detection Capture Low	A	B	B	Increase DC voltage from 1V to 2V put on Sync-Det-IN terminal and measure its DC voltage when output voltage at Pin13 changes from LOW to HIGH. (Note 4)
Sync. Detection Output Voltage	A	B	B	Output voltage at <u>Pin13</u> with load resistance $R_L = 10k\Omega$ .
Sync. Detection Output Voltage	A	B	B	Output voltage at <u>Pin14</u> with load resistance $R_L = 10k\Omega$ .



## PIN FUNCTION

PIN NO.	SYMBOL	FUNCTION	INSIDE EQUIVALENT CIRCUIT
1	VCO-OUT	Putting VCO output on ceramic resonator.	
2	VCO-FILTER	Deciding phase of ceramic resonator.	
3	AFC-FILTER	Low pass filter of AFC.	
4	AFC-IN	Input terminal of AFC. Putting composite synchronous signal on it.	
5	C. SYNC-OUT	Sync. signal Detection output	

PIN NO.	SYMBOL	FUNCTION	INSIDE EQUIVALENT CIRCUIT
6	VIDEO-IN	Input composite video signal.	
7	L. P. F	Low pass filter for chroma signal.	
8	GND	Ground.	
9	SYNC-INTEGR	Integrating composite synchronous signal and putting vertical synchronous reproducing circuit.	
10	VSYNC-OUT	Vertical synchronous output.	

PIN NO.	SYMBOL	FUNCTION	INSIDE EQUIVALENT CIRCUIT
11	M. M-TC	Deciding time constant of M. M. V. (monomulti vibrator)	
12	M. M-INTER	Smoothing M. M. V. output.	
13	SYNCDDET-OUT	Signal detective output.	
14	$\overline{\text{SYNCDDET-OUT}}$	Inversed output of Pin 13.	
15	V+	Power supply.	
16	AFC-OUT	AFC output.	

## 3-INPUT VIDEO SWITCH WITH 75Ω DRIVER

## ■ GENERAL DESCRIPTION

The NJM2243 is a three input integrated video switch which selects one video or audio signal from three input signals.

It contains driver circuit for 75Ω load and is able to connect to TV monitor.

Its operating supply voltage range is 9 to 12V and bandwidth is 10MHz. Crosstalk is 70dB (at 4.43MHz).


## ■ FEATURES

- Operating Voltage 9~13V
- 3 Input-1 Output
- Internal Driver Circuit for 75Ω Impedance
- Muting Function available
- Low power Dissipation 15mA
- Cross-talk 70dB(at 4.43MHz)
- Wide Frequency Range 10MHz
- Package Outline DIP8, DMP8, SIP8
- Bipolar Technology


## ■ APPLICATION

- VCR Video Camera AV-TV Video Disc Player

## ■ PIN CONFIGURATION



NJM2243D  
NJM2243M




NJM2243L

## PIN FUNCTION

1.  $V_{in1}$
2. SW1
3.  $V_{in2}$
4. SW2
5.  $V_{in3}$
6.  $V^+$
7.  $V_{out}$
8. GND

## ■ BLOCK DIAGRAM

Pin Connection



## ■ INPUT CONTROL SIGNAL-OUTPUT SIGNAL

SW 1	SW 2	OUTPUT SIGNAL
L	L	$V_{in1}$
H	L	$V_{in2}$
L/H	H	$V_{in3}$



## ■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V*	15	V
Power Dissipation	P <sub>D</sub>	(DIP8) 500	mW
		(DMP8) 300	mW
		(SIP8) 800	mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C



## ■ ELECTRICAL CHARACTERISTICS

(V\*=9V, Ta=25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Recommended Supply Voltage	V*		8.5	—	13.0	V
Operating Current	I <sub>CC</sub>	S1=S2=S3=S4=S5=2	13.0	18.5	25.0	mA
Voltage Gain	G <sub>V</sub>	V <sub>in</sub> =2.0V <sub>p.p.</sub> , 100kHz, V <sub>o</sub> /V <sub>i</sub> , R <sub>L</sub> =150Ω	-0.8	-0.3	+0.2	dB
Frequency Characteristics	G <sub>f</sub>	V <sub>in</sub> =2.0V <sub>p.p.</sub> , V <sub>o</sub> (10MHz)/V <sub>o</sub> (100kHz), R <sub>L</sub> =1kΩ	-1.0	—	+1.0	dB
Differential Gain	DG	V <sub>in</sub> =2.0V <sub>p.p.</sub> , staircase, R <sub>L</sub> =150Ω	—	0.3	—	%
Differential Phase	DP	V <sub>in</sub> =2.0V <sub>p.p.</sub> , staircase, R <sub>L</sub> =150Ω	—	0.3	—	deg.
Output Offset Voltage	V <sub>off</sub>	S1=S2=S3=2, S5=1→2 V <sub>O</sub> : Voltage change	—	—	±30	mV
Crosstalk	CT	V <sub>in</sub> =2V <sub>p.p.</sub> , 4.43MHz, V <sub>o</sub> /V <sub>i</sub>	—	-70	—	dB
Switch Change Voltage	V <sub>CH</sub>	All inside Sw:ON	2.4	—	—	V
	V <sub>CL</sub>	All inside Sw:OFF	—	—	0.8	V
Input Impedance	R <sub>I</sub>		—	15	—	kΩ


(note) Unless specified, tested with three mode below.

- a) S1=1, S2=S3=S4=S5=2 b) S2=S4=1, S1=S3=S5=2 c) S3=S5=1, S1=S2=2, S4=1 or 2




## APPLICATION

Oscillation Prevention on light loading conditions  
Recommended under circuit











## TEST CIRCUIT



DC Voltage Each Terminal  
Typ. on Test Circuit  $T_a = 25^\circ C$

Terminal Name	$V_{in1}$	SW1	$V_{in2}$	SW2	$V_{in3}$	$V^+$	$V_{OUT}$	GND
DC Voltage	$\frac{3}{5} V^+$	—	$\frac{3}{5} V^+$	—	$\frac{3}{5} V^+$	—	$\frac{2}{5} V^+ - 0.7$	—

## ■ EQUIVALENT CIRCUIT

PIN NO.	PIN FUNCTION	INSIDE EQUIVALENT CIRCUIT	PIN NO.	PIN FUNCTION	INSIDE EQUIVALENT CIRCUIT
1	V <sub>IN1</sub>		5	V <sub>IN3</sub> (Mute)	
2	SW 1		6	V+	
3	V <sub>IN2</sub>		7	V <sub>OUT</sub>	
4	SW 2		8	GND	

3-INPUT VIDEO SWITCH WITH 75  $\Omega$  DRIVER

## ■ GENERAL DESCRIPTION

The NJM2244 is a three input integrated video switch which selects one video or audio signal from three input signals.

It contains driver circuit for 75  $\Omega$  load and is able to connect to TV monitor.

Its operating supply voltage range is 5 to 12V and bandwidth is 10MHz. Crosstalk is 70dB (at 4.43MHz).

NJM2244 contains clamp function and it can be operated while setting DC level fixed in position of the video signal.


## ■ PACKAGE OUTLINE



NJM2244D



NJM2244M



NJM2244L



## ■ FEATURES

- Operating Voltage 4.75 ~ 13V
- 3 Input-1 Output
- Internal Driver Circuit for 75  $\Omega$  Impedance
- Muting Function available
- Internal Clamp Function
- Low power Dissipation 16.5mA
- Cross-talk 70dB (at 4.43MHz)
- Wide Frequency Range 10MHz (2V<sub>P-P</sub> Input)
- Package Outline DIP8, DMP8, SIP8
- Bipolar Technology

## ■ APPLICATION

- VCR Video Camera AV-TV Video Disc Player

## ■ PIN CONFIGURATION

NJM2244D  
NJM2244M


NJM2244L

## PIN FUNCTION

1. V<sub>in1</sub>
2. SW1
3. V<sub>in2</sub>
4. SW2
5. V<sub>in3</sub>
6. V<sup>+</sup>
7. V<sub>out</sub>
8. GND

## ■ BLOCK DIAGRAM

Pin Connection



## ■ INPUT CONTROL SIGNAL-OUTPUT SIGNAL

SW 1	SW 2	OUTPUT SIGNAL
L	L	V <sub>IN 1</sub>
H	L	V <sub>IN 2</sub>
L/H	H	V <sub>IN 3</sub>

note): Input clamp voltage is about 2/5 of supply voltage.

## ■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V*	15	V
Power Dissipation	P <sub>D</sub>	(DIP8) 500	mW
		(DMP8) 300	mW
		(SIP8) 800	mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C

## ■ ELECTRICAL CHARACTERISTICS

(V\*=5V, Ta=25°C)


PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Recommended Supply Voltage	V <sup>+</sup>		4.75	—	13.0	V
Operating Current	I <sub>CC</sub>	S1=S2=S3=S4=S5=2	11.5	16.5	22.0	mA
Voltage Gain	G <sub>V</sub>	V <sub>in</sub> =2.0V <sub>P-P</sub> , 100kHz, V <sub>O</sub> /V <sub>i</sub> , R <sub>L</sub> =150Ω	-0.8	-0.3	+0.2	dB
Frequency Characteristic	G <sub>f</sub>	V <sub>in</sub> =2.0V <sub>P-P</sub> , V <sub>O</sub> (10MHz)/V <sub>O</sub> (100kHz) R <sub>L</sub> =150Ω	-1.0	—	+1.0	dB
Differential Gain	DG	V <sub>in</sub> =2.0V <sub>P-P</sub> , staircase, R <sub>L</sub> =150Ω	—	0.3	—	%
Differential Phase	DP	V <sub>in</sub> =2.0V <sub>P-P</sub> , staircase, R <sub>L</sub> =150Ω	—	0.3	—	deg.
Output Offset Voltage	V <sub>off</sub>	S1=S2=S3=2, S5=1→2 V <sub>O</sub> :voltage change	—	0	±30	mV
Crosstalk	CT	V <sub>in</sub> =2V <sub>P-P</sub> , 4.43MHz, V <sub>O</sub> /V <sub>i</sub>	—	-70	—	dB
Switch Change Voltage	V <sub>CH</sub>	All inside SW:ON	2.4	—	—	V
	V <sub>CL</sub>	All inside SW:OFF	—	—	0.8	V

(note) Unless specified, tested with three mode below.


a) S1=1, S2=S3=S4=S5=2 b) S2=S4=1, S1=S3=S5=2 c) S1=S2=2, S3=S5=1, S4=1 or 2

## ■ APPLICATION

Oscillation Prevention on light loading conditions  
Recommended under circuit











## ■ TEST CIRCUIT



DC Voltage Each Terminal  
Typ. on Test Circuit  $T_a = 25^\circ\text{C}$

Terminal Name	V <sub>IN1</sub>	SW1	V <sub>IN2</sub>	SW2	V <sub>IN3</sub>	V <sup>+</sup>	V <sub>OUT</sub>	GND
DC Voltage	$\frac{2}{3} V^+$	—	$\frac{2}{3} V^+$	—	$\frac{2}{3} V^+$	—	$\frac{2}{3} V^+ - 0.7$	—

## ■ EQUIVALENT CIRCUIT

PIN NO. PIN	FUNCTION	INSIDE EQUIVALENT CIRCUIT	PIN NO. PIN	FUNCTION	INSIDE EQUIVALENT CIRCUIT
1	V <sub>IN 1</sub>		5	V <sub>IN 3</sub> (Mute)	
2	SW 1		6	V <sup>+</sup>	
3	V <sub>IN 2</sub>		7	V <sub>OUT</sub>	
4	SW 2		8	GND	

## 3-INPUT VIDEO SWITCH WITH 6dB AMPLIFIER

## ■ GENERAL DESCRIPTION

The NJM2245 is a three input integrated video switch which selects one video or audio signal from three input signals.

It contains 6dB amplifier and its operating supply voltage range is 8.5 to 13V and bandwidth is 5MHz. Crosstalk is 65dB (at 4.43MHz).


## ■ FEATURES

- Operating Voltage 8.5~13V
- 3 Input-1 Output
- Internal 6dB Amplifier
- Muting Function available
- Cross-talk 65dB(at 4.43MHz)
- Wide Frequency Range 5MHz(1V<sub>P-P</sub> Input)
- Package Outline DIP8, DMP8, SIP8
- Bipolar Technology

## ■ APPLICATION

- VCR AV-TV Video Disc Player


## ■ PACKAGE OUTLINE



NJM2245D





NJM2245M



NJM2245L

## ■ PIN CONFIGURATION


NJM2245D  
NJM2245M

NJM2245L

## PIN FUNCTION

1.  $V_{in1}$
2. SW1
3.  $V_{in2}$
4. SW2
5.  $V_{in3}$
6.  $V^+$
7.  $V_{out}$
8. GND

## ■ BLOCK DIAGRAM



## ■ INPUT CONTROL SIGNAL-OUTPUT SIGNAL

SW 1	SW 2	OUTPUT SIGNAL
L	L	$V_{in1}$
H	L	$V_{in2}$
L/H	H	$V_{in3}$



## ■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V <sup>+</sup>	15	V
Power Dissipation	P <sub>D</sub>	(DIP8) 500	mW
		(DMP8) 300	mW
		(SIP8) 800	mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C

## ■ ELECTRICAL CHARACTERISTICS

(V<sup>+</sup>=9V, Ta=25°C)


PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Recommended Supply Voltage	V <sup>+</sup>		8.5	—	13.0	V
Operating Current	I <sub>CC</sub>	S1=S2=S3=S4=S5=2	10.0	16.5	23.0	mA
Voltage Gain	G <sub>v</sub>	V <sub>in</sub> =1.0V <sub>p-p</sub> , 100kHz, V <sub>O</sub> /V <sub>i</sub> , R <sub>L</sub> =1kΩ	5.7	6.2	6.7	dB
Frequency Characteristic	G <sub>f</sub>	V <sub>in</sub> =1.0V <sub>p-p</sub> , V <sub>O</sub> (10MHz)/V <sub>O</sub> (100kHz) R <sub>L</sub> =1kΩ	-1.0	—	+1.0	dB
Differential Gain	DG	V <sub>in</sub> =1.0V <sub>p-p</sub> , staircase, R <sub>L</sub> =1kΩ	—	0.3	—	%
Differential Phase	DP	V <sub>in</sub> =1.0V <sub>p-p</sub> , staircase, R <sub>L</sub> =1kΩ	—	0.3	—	deg.
Output Offset Voltage	V <sub>off</sub>	S1=S2=S3=2, S5=1→2 V <sub>O</sub> :voltage change	—	—	±60	mV
Crosstalk	CT	V <sub>in</sub> =1V <sub>p-p</sub> , 4.43MHz, V <sub>O</sub> /V <sub>i</sub>	—	-65	—	dB
Switch Change Voltage	V <sub>CH</sub>	All inside SW:ON	2.4	—	—	V
	V <sub>CL</sub>	All inside SW:OFF	—	—	0.8	V
Input Impedance	R <sub>i</sub>		—	15	—	kΩ

(note) Unless specified, tested with three mode below.


- a) S1=1, S2=S3=S4=S5=2 b) S2=S4=1, S1=S3=S5=2 c) S1=S2=2, S3=S5=1, S4=1 or 2

## APPLICATION

Oscillation Prevention on light loading conditions Recommended under circuit.









## TEST CIRCUIT



DC Voltage Each Terminal  
Typ. on Test Circuit  $T_a = 25^\circ\text{C}$

Terminal Name	V <sub>IN1</sub>	SW1	V <sub>IN2</sub>	SW2	V <sub>IN3</sub>	V <sup>+</sup>	V <sub>OUT</sub>	GND
DC Voltage	$\frac{2}{5} V^+$	—	$\frac{2}{5} V^+$	—	$\frac{2}{5} V^+$	—	$\frac{2}{5} V^+ - 2.1$	—

## ■ EQUIVALENT CIRCUIT

PIN NO. PIN	FUNCTION	INSIDE EQUIVALENT CIRCUIT	PIN NO. PIN	FUNCTION	INSIDE EQUIVALENT CIRCUIT
1	V <sub>IN 1</sub>		5	V <sub>IN 3</sub> (Mute)	
2	SW 1		6	V <sup>+</sup>	_____
3	V <sub>IN 2</sub>		7	V <sub>OUT</sub>	
4	SW 2		8	GND	_____

## 3-INPUT VIDEO SWITCH WITH 6dB AMPLIFIER


## ■ GENERAL DESCRIPTION

The NJM2246 is three input integrated video switch which selects one video or audio signal from three input signals

It contains 6dB amplifier and its operating supply voltage range is 4.75 to 13V and bandwidth is 5MHz.

Crosstalk is 65dB (at 4.43MHz).


## ■ PACKAGE OUTLINE



NJM2246D



NJM2246M



NJM2246L



## ■ FEATURES

- Operating Voltage 4.75 ~ 13V
- 3 Input-1 Output
- Internal 6dB Amplifier
- Muting Function available
- Internal Clamp Function
- Cross-talk 65dB(at 4.43MHz)
- Wide Frequency Range 5MHz(1V<sub>P-P</sub> Input)
- Package Outline DIP8, DMP8, SIP8
- Bipolar Technology

## ■ APPLICATION

- VCR, AV-TV Video Disc Player

## ■ PIN CONFIGURATION


NJM2246D  
NJM2246M

NJM2246L

## PIN FUNCTION

1. V<sub>in1</sub>
2. SW1
3. V<sub>in2</sub>
4. SW2
5. V<sub>in3</sub>
6. V<sup>+</sup>
7. V<sub>out</sub>
8. GND

## ■ BLOCK DIAGRAM



## ■ INPUT CONTROL SIGNAL-OUTPUT SIGNAL

SW 1	SW 2	OUTPUT SIGNAL
L	L	V <sub>IN 1</sub>
H	L	V <sub>IN 2</sub>
L/H	H	V <sub>IN 3</sub>

note): Input clamp voltage is about 2/5 of supply voltage.

## ■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V <sup>+</sup>	15	V
Power Dissipation	P <sub>D</sub>	(DIP8) 500	mW
		(DMP8) 300	mW
		(SIP8) 800	mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C


## ■ ELECTRICAL CHARACTERISTICS

(V<sup>+</sup>=5V, Ta=25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Recommended Supply Voltage	V <sup>+</sup>		4.75	—	13.0	V
Operating Current	I <sub>CC</sub>	S1=S2=S3=S4=S5=2	9.5	14.0	21.0	mA
Voltage Gain	G <sub>v</sub>	V <sub>in</sub> =1.0V <sub>p-p</sub> , 1MHz, V <sub>O</sub> /V <sub>I</sub> , R <sub>L</sub> =1kΩ	5.5	6.0	6.5	dB
Frequency Characteristic	G <sub>f</sub>	V <sub>in</sub> =1.0V <sub>p-p</sub> , V <sub>O</sub> (10MHz)/V <sub>O</sub> (1MHz)R <sub>L</sub> =1kΩ	-1.0	—	+1.0	dB
Differential Gain	DG	V <sub>in</sub> =1.0V <sub>p-p</sub> , staircase, R <sub>L</sub> =1kΩ	—	0.3	—	%
Differential Phase	DP	V <sub>in</sub> =1.0V <sub>p-p</sub> , staircase, R <sub>L</sub> =1kΩ	—	0.3	—	deg.
Output Offset Voltage	V <sub>off</sub>	S1=S2=S3=2, S5=1→2 V <sub>O</sub> :voltage change	—	—	±60	mV
Crosstalk	CT	V <sub>in</sub> =1V <sub>p-p</sub> , 4.43MHz, V <sub>O</sub> /V <sub>i</sub>	—	-65	—	dB
Switch Change Voltage	V <sub>CH</sub>	All inside SW:ON	2.4	—	—	V
	V <sub>CL</sub>	All inside SW:OFF	—	—	0.8	V


(note) Unless specified, tested with three mode below.

a) S1=1, S2=S3=S4=S5=2 b) S2=S4=1, S1=S3=S5=2 c) S1=S2=2, S3=S5=1, S4=1 or 2




## ■ APPLICATION

Oscillation Prevention on light loading conditions Recommended under circuit.



## ■ TEST CIRCUIT









DC Voltage Each Terminal

Typ. on Test Circuit  $T_a = 25^\circ\text{C}$

Terminal Name	V <sub>IN1</sub>	SW1	V <sub>IN2</sub>	SW2	V <sub>IN3</sub>	V <sub>+</sub>	V <sub>OUT</sub>	GND
DC Voltage	$\frac{2}{3} V^+$	—	$\frac{2}{3} V^+$	—	$\frac{2}{3} V^+$	—	$\frac{2}{3} V^+ - 0.7$	—

## ■ EQUIVALENT CIRCUIT


PIN NO. PIN	FUNCTION	INSIDE EQUIVALENT CIRCUIT	PIN NO. PIN	FUNCTION	INSIDE EQUIVALENT CIRCUIT
1	V <sub>IN1</sub>		5	V <sub>IN3</sub> (Mute)	
2	SW 1		6	V <sup>+</sup>	_____
3	V <sub>IN2</sub>		7	V <sub>OUT</sub>	
4	SW 2		8	GND	_____

## VIDEO COLOR SUPERIMPOSER

## ■ GENERAL DESCRIPTION

NJM2247 A/B is the multi-functional color superimposer IC for video base band (Y, R-Y, B-Y). Various type of Y, R-Y, B-Y output signals can be made by the digital controlled signals. The signal control at the base band, made it possible on operation with less external parts, as well as for non adjustment on operation.

## ■ PACKAGE OUTLINE



NJM2247AM/BM


## ■ FEATURES

- 5V Single Power Supply
- 8 Types Color Superimposer
- Burst Flag Insert Function
- Y Inversion, C Inversion Function
- NTSC/PAL Matching
- Non Operational Adjustment
- Less External Parts
- Package Outline DMP20
- Bipolar Technology

## ■ RECOMMENDED INPUT CONDITIONS

- Y Signal 0.7 V<sub>P-P</sub>
- R-Y Signal 1.0 V<sub>P-P</sub>
- B-Y Signal 0.7 V<sub>P-P</sub>
- Control Voltage
- Low Level 0~0.25 V
- High Level 4.75~5 V

## ■ PIN CONFIGURATION




NJM2247AM/BM

## PIN FUNCTION

- |                       |                                 |
|-----------------------|---------------------------------|
| 1. Y <sub>out</sub>   | 11. GND                         |
| 2. V <sup>+</sup>     | 12. HBF Pulse                   |
| 3. R                  | 13. BF                          |
| 4. G                  | 14. NTSC/PAL Switching          |
| 5. B                  | 15. Clamp Pulse                 |
| 6. B-Y <sub>in</sub>  | 16. Character Pulse             |
| 7. B-Y <sub>out</sub> | 17. Y <sub>in</sub>             |
| 8. R-Y <sub>in</sub>  | 18. Inversion Set up Correction |
| 9. R-Y <sub>out</sub> | 19. Y Inversion                 |
| 10. C Inversion       | 20. BLK Pulse                   |



# ■ BLOCK DIAGRAM




## ■ CONTROL PIN CHARACTERISTICS

(V<sup>+</sup>=5V)

PIN NO.	PIN FUNCTIONS	THRESHOLD LEVEL(V)		SINK/SOURCE CURRENT(μA)	
		LOW	HIGH	0V	5V
3	R				
4	G	0.7	0.8	-500	500
5	B				
3					
4	(at C Inversion)	2.5	2.6	-100	100
5					
10	C Inversion	3.5	4.5	-200	400
12	HBF Pulse	0.5	2.0	-2	1
14	NTSC/PAL	0.7	0.8	0	150
15	Clamp Pulse	2.5	2.8	-2	0
16	Character Pulse	0.5	0.9	-0.5	0
19	Y Inversion	0.4	0.8	-0.5	0
20	BLK Pulse	0.4	0.8	-0.5	0

# ■ TEST CIRCUIT



## ■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V*	8	V
Power Dissipation	P <sub>D</sub>	300	mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C

## ■ ELECTRICAL CHARACTERISTICS

(V\*=5V, Ta= 25°C)

PARAMETERS	SYMBOLS	CONTROL PINS										TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
		③	④	⑤	⑩	⑫	⑭	⑮	⑯	⑰	⑲					
Operating Current	I <sub>cc</sub>	0	0	0	0	0	0	0	0	0	0	NJM2247A NJM2247B	12	16.5	22	mA
Terminal Sink Current 1	I <sub>17</sub>	0	0	0	0	0	0	0	0	0	0	V <sub>17</sub> =2.5 V	0	—	10	μA
Terminal Sink Current 2	I <sub>6</sub>	0	0	0	0	0	0	0	0	0	0	V <sub>6</sub> =3.0 V	0	—	6	μA
Terminal Sink Current 3	I <sub>8</sub>	0	0	0	0	0	0	0	0	0	0	V <sub>8</sub> =3.0 V	0	—	6	μA
Terminal Voltage 1	V <sub>1</sub>	0	0	0	0	0	0	5	0	0	0		1.68	—	1.92	V
Terminal Voltage 2	V <sub>7</sub>	0	0	0	0	0	0	5	0	0	0		2.18	—	2.42	V
Terminal Voltage 3	V <sub>9</sub>	0	0	0	0	0	0	5	0	0	0		2.18	—	2.42	V
Terminal Voltage 4	V <sub>13</sub>	0	0	0	0	0	0	5	0	0	0		0.23	—	0.37	V
Terminal Voltage 5	V <sub>18</sub>	0	0	0	0	0	0	5	0	0	0		1.68	—	1.92	V
Y Non Inversion																
Voltage Gain	G <sub>YP</sub>	0	0	0	0	0	0	0	0	0	0	V <sub>(Yin)</sub> =1 V <sub>P-P</sub> , 1 MHz, SW=ON	-0.5	0	0.5	dB
Frequency Characteristics	G <sub>FYP</sub>	0	0	0	0	0	0	0	0	0	0	G <sub>YP</sub> (6 MHz)-G <sub>YP</sub> (1 MHz), SW=0, SW=ON	-1	0	1	dB
Differential Gain	DG <sub>P</sub>	0	0	0	0	0	0	0	0	0	0	V <sub>(Yin)</sub> =1 V <sub>P-P</sub> , Staircase, SW=ON	-3	0	3	%
Differential Phase	DP <sub>P</sub>	0	0	0	0	0	0	0	0	0	0	V <sub>(Yin)</sub> =1 V <sub>P-P</sub> , Staircase, SW=ON	-3	0	3	deg
Y Inversion																
Voltage Gain	G <sub>YN</sub>	0	0	0	0	0	0	0	5	5	5	V <sub>(Yin)</sub> =0.6 V <sub>P-P</sub> , 1 MHz, SW=ON	-2.3	-1.3	0.3	dB
Frequency Characteristics	G <sub>FYN</sub>	0	0	0	0	0	0	0	5	5	5	G <sub>YN</sub> (6 MHz)-G <sub>YN</sub> (1 MHz), SW=ON	-2	-0.1	1	dB
Differential Gain	DG <sub>N</sub>	0	0	0	0	0	0	0	5	5	5	V <sub>(Yin)</sub> =0.5 V <sub>P-P</sub> , Staircase, SW=ON	-8	—	8	%
Differential Phase	DP <sub>P</sub>	0	0	0	0	0	0	0	5	5	5	V <sub>(Yin)</sub> =0.5 V <sub>P-P</sub> , Staircase, SW=ON	-3	0	3	deg
Inversion Black Level	BL <sub>N</sub>	0	0	0	0	0	0	5	5	5	5	① Voltage; a, BL <sub>N</sub> =a-b	0.59	0.68	0.77	V
Inversion BLK	BLK	0	0	0	0	0	0	5	5	5	5	① Voltage; b, BL <sub>N</sub> =a-b	—	—	—	—
R-Y												① Voltage; c, BLK=c-b	-0.1	0	0.1	V
Voltage Gain	G <sub>R-Y</sub>	0	0	0	0	0	0	5	0	0	0	V <sub>(R-Yin)</sub> =1 V <sub>P-P</sub> , 1 MHz	-0.5	0	0.5	dB
Burst Level Non Inversion	BF <sub>RP</sub>	0	0	0	0	0	5	0	0	0	0	⑨ Voltage; d, BF <sub>RP</sub> =e-d	135	150	165	mV
Burst Level Inversion	BF <sub>RN</sub>	0	0	0	5	5	0	5	0	0	0	⑨ Voltage; e, BF <sub>RP</sub> =e-d	—	—	—	—
B-Y												⑨ Voltage; f, BF <sub>RN</sub> =f-d	-165	-150	-135	mV
Voltage Gain	G <sub>B-Y</sub>	0	0	0	0	0	0	5	0	0	0	V <sub>(B-Yin)</sub> =1 V <sub>P-P</sub> , 1 MHz	-0.5	0	0.5	dB
Burst Level Non Inversion	BF <sub>BP</sub>	0	0	0	0	5	5	0	0	0	0	⑦ Voltage; g, BF <sub>BP</sub> =g-h	135	150	165	mV
Burst Level Inversion	BF <sub>BN</sub>	0	0	0	5	5	5	0	0	0	0	⑦ Voltage; h, BF <sub>BP</sub> =g-h	—	—	—	—
		0	0	5	5	5	5	0	0	0	0	⑦ Voltage; i, BF <sub>BN</sub> =g-i	-165	-150	-135	mV

■ NJM2247A ELECTRICAL CHARACTERISTICS (CONTINUED)

(V<sup>+</sup>=5V, T<sub>a</sub>=25°C)

PARAMETERS			SYMBOLS	CONTROL PINS										TEST CONDITIONS	MIN.	TYP.	MAX.	UNITS
				③	④	⑤	⑩	⑫	⑭	⑮	⑰	⑱						
Character Output Level 1																		
C Non Inversion																		
White	Y	MPWY	5	5	5	0	0	0	5	5	0	① Voltage; A, MPWY=A-V <sub>1</sub>	482	530	583	mV		
	R-Y	MPWR	5	5	5	0	0	0	5	5	0	⑨ Voltage; B, MPWR=B-V <sub>9</sub>	-14	0	14	mV		
	B-Y	MPWB	5	5	5	0	0	0	5	5	0	⑦ Voltage; C, MPWB=C-V <sub>7</sub>	-12	0	12	mV		
Yellow	Y	MPYY	5	5	0	0	0	0	5	5	0	① Voltage; A, MPYY=A-V <sub>1</sub>	427	470	517	mV		
	R-Y	MPYR	5	5	0	0	0	0	5	5	0	⑨ Voltage; B, MPYR=B-V <sub>9</sub>	22	42	62	mV		
	B-Y	MPYB	5	5	0	0	0	0	5	5	0	⑦ Voltage; C, MPYB=C-V <sub>7</sub>	-206	-186	-166	mV		
Cyan	Y	MPCY	0	5	5	0	0	0	5	5	0	① Voltage; A, MPCY=A-V <sub>1</sub>	335	370	410	mV		
	R-Y	MPCR	0	5	5	0	0	0	5	5	0	⑨ Voltage; B, MPCR=B-V <sub>9</sub>	-289	-266	-243	mV		
	B-Y	MPCB	0	5	5	0	0	0	5	5	0	⑦ Voltage; C, MPCB=C-V <sub>7</sub>	40	63	87	mV		
Green	Y	MPGY	0	5	0	0	0	0	5	5	0	① Voltage; A, MPGY=A-V <sub>1</sub>	285	313	334	mV		
	R-Y	MPGR	0	5	0	0	0	0	5	5	0	⑨ Voltage; B, MPGR=B-V <sub>9</sub>	-243	-224	-205	mV		
	B-Y	MPGB	0	5	0	0	0	0	5	5	0	⑦ Voltage; C, MPGB=C-V <sub>7</sub>	-145	-123	-105	mV		
Magenta	Y	MPMY	5	0	5	0	0	0	5	5	0	① Voltage; A, MPMY=A-V <sub>1</sub>	198	218	240	mV		
	R-Y	MPMR	5	0	5	0	0	0	5	5	0	⑨ Voltage; B, MPMR=B-V <sub>9</sub>	205	224	243	mV		
	B-Y	MPMB	5	0	5	0	0	0	5	5	0	⑦ Voltage; C, MPMB=C-V <sub>7</sub>	105	123	145	mV		
Red	Y	MPRY	5	0	0	0	0	0	5	5	0	① Voltage; A, MPRY=A-V <sub>1</sub>	145	160	176	mV		
	R-Y	MPRR	5	0	0	0	0	0	5	5	0	⑨ Voltage; B, MPRR=B-V <sub>9</sub>	243	266	289	mV		
	B-Y	MPRB	5	0	0	0	0	0	5	5	0	⑦ Voltage; C, MPRB=C-V <sub>7</sub>	-87	-63	-40	mV		
Blue	Y	MPBY	0	0	5	0	0	0	5	5	0	① Voltage; A, MPBY=A-V <sub>1</sub>	40	58	76	mV		
	R-Y	MPBR	0	0	5	0	0	0	5	5	0	⑨ Voltage; B, MPBR=B-V <sub>9</sub>	-62	-42	-22	mV		
	B-Y	MPBB	0	0	5	0	0	0	5	5	0	⑦ Voltage; C, MPBB=C-V <sub>7</sub>	166	186	206	mV		
Black	Y	MPPY	0	0	0	0	0	0	5	5	0	① Voltage; A, MPPY=A-V <sub>1</sub>	-20	0	20	mV		
	R-Y	MPPR	0	0	0	0	0	0	5	5	0	⑨ Voltage; B, MPPR=B-V <sub>9</sub>	-14	0	14	mV		
	B-Y	MPPB	0	0	0	0	0	0	5	5	0	⑦ Voltage; C, MPPB=C-V <sub>7</sub>	-12	0	12	mV		
Character Output Level 2																		
C Inversion																		
White	Y	MNWy	5	5	5	0	0	0	5	5	0	① Voltage; A, MNWy=A-V <sub>1</sub>	482	530	583	mV		
	R-Y	MNWR	5	5	5	0	0	0	5	5	0	⑨ Voltage; B, MNWR=B-V <sub>9</sub>	-14	0	14	mV		
	B-Y	MNWB	5	5	5	0	0	0	5	5	0	⑦ Voltage; C, MNWB=C-V <sub>7</sub>	-12	0	12	mV		
Yellow	Y	MNYy	5	5	0	5	0	0	5	5	0	① Voltage; A, MNYy=A-V <sub>1</sub>	427	470	517	mV		
	R-Y	MNYR	5	5	0	5	0	0	5	5	0	⑨ Voltage; B, MNYR=B-V <sub>9</sub>	-62	-42	-22	mV		
	B-Y	MNYB	5	5	0	5	0	0	5	5	0	⑦ Voltage; C, MNYB=C-V <sub>7</sub>	166	186	206	mV		
Cyan	Y	MNCy	0	5	5	5	0	0	5	5	0	① Voltage; A, MNCy=A-V <sub>1</sub>	335	370	410	mV		
	R-Y	MNCR	0	5	5	5	0	0	5	5	0	⑨ Voltage; B, MNCR=B-V <sub>9</sub>	243	266	289	mV		
	B-Y	MNCB	0	5	5	5	0	0	5	5	0	⑦ Voltage; C, MNCB=C-V <sub>7</sub>	-87	-63	-40	mV		
Green	Y	MNGy	0	5	0	5	0	0	5	5	0	① Voltage; A, MNGy=A-V <sub>1</sub>	285	313	334	mV		
	R-Y	MNGR	0	5	0	5	0	0	5	5	0	⑨ Voltage; B, MNGR=B-V <sub>9</sub>	205	224	243	mV		
	B-Y	MNGB	0	5	0	5	0	0	5	5	0	⑦ Voltage; C, MNGB=C-V <sub>7</sub>	105	123	145	mV		
Magenta	Y	MNMy	5	0	5	5	0	0	5	5	0	① Voltage; A, MNMy=A-V <sub>1</sub>	198	218	240	mV		
	R-Y	MNMR	5	0	5	5	0	0	5	5	0	⑨ Voltage; B, MNMR=B-V <sub>9</sub>	-243	-224	-205	mV		
	B-Y	MNMB	5	0	5	5	0	0	5	5	0	⑦ Voltage; C, MNMB=C-V <sub>7</sub>	-145	-123	-105	mV		
Red	Y	MNRY	5	0	0	5	0	0	5	5	0	① Voltage; A, MNRY=A-V <sub>1</sub>	145	160	176	mV		
	R-Y	MNRR	5	0	0	5	0	0	5	5	0	⑨ Voltage; B, MNRR=B-V <sub>9</sub>	-289	-266	-243	mV		
	B-Y	MNRB	5	0	0	5	0	0	5	5	0	⑦ Voltage; C, MNRB=C-V <sub>7</sub>	40	63	87	mV		
Blue	Y	MNBy	0	0	5	5	0	0	5	5	0	① Voltage; A, MNBy=A-V <sub>1</sub>	40	58	76	mV		
	R-Y	MNBR	0	0	5	5	0	0	5	5	0	⑨ Voltage; B, MNBR=B-V <sub>9</sub>	22	42	62	mV		
	B-Y	MNBB	0	0	5	5	0	0	5	5	0	⑦ Voltage; C, MNBB=C-V <sub>7</sub>	-206	-186	-166	mV		
Black	Y	MNPY	0	0	0	5	0	0	5	5	0	① Voltage; A, MNPY=A-V <sub>1</sub>	-20	0	20	mV		
	R-Y	MNPR	0	0	0	5	0	0	5	5	0	⑨ Voltage; B, MNPR=B-V <sub>9</sub>	-14	0	14	mV		
	B-Y	MNPB	0	0	0	5	0	0	5	5	0	⑦ Voltage; C, MNPB=C-V <sub>7</sub>	-12	0	12	mV		

## ■ NJM2247B ELECTRICAL CHARACTERISTICS (CONTINUED)

(V<sup>+</sup>=5V, T<sub>a</sub>=25°)

PARAMETERS			SYMBOLS	CONTROL PINS										TEST CONDITIONS	MIN.	TYP.	MAX.	UNITS
				③	④	⑤	10	12	13	14	15	16	19					
Character Output Level 1																		
C Non Inversion																		
White	Y	MPWY	5	5	5	0	0	0	5	5	0	0	① Voltage; A, MPWY=A-V <sub>1</sub>	630	700	770	mV	
	R-Y	MPWR	5	5	5	0	0	0	5	5	0	0	⑨ Voltage; B, MPWR=B-V <sub>9</sub>	-14	0	14	mV	
	B-Y	MPWB	5	5	5	0	0	0	5	5	0	0	⑦ Voltage; C, MPWB=C-V <sub>7</sub>	-12	0	12	mV	
Yellow	Y	MPY Y	5	5	0	0	0	0	5	5	0	0	① Voltage; A, MPY Y=A-V <sub>1</sub>	472	525	578	mV	
	R-Y	MPY R	5	5	0	0	0	0	5	5	0	0	⑨ Voltage; B, MPY R=B-V <sub>9</sub>	13	33	53	mV	
	B-Y	MPY B	5	5	0	0	0	0	5	5	0	0	⑦ Voltage; C, MPY B=C-V <sub>7</sub>	-165	-146	-127	mV	
Cyan	Y	MPCY	0	5	5	0	0	0	5	5	0	0	① Voltage; A, MPCY=A-V <sub>1</sub>	409	455	501	mV	
	R-Y	MPCR	0	5	5	0	0	0	5	5	0	0	⑨ Voltage; B, MPCR=B-V <sub>9</sub>	-232	-209	-186	mV	
	B-Y	MPCB	0	5	5	0	0	0	5	5	0	0	⑦ Voltage; C, MPCB=C-V <sub>7</sub>	28	50	72	mV	
Green	Y	MPGY	0	5	0	0	0	0	5	5	0	0	① Voltage; A, MPGY=A-V <sub>1</sub>	252	280	308	mV	
	R-Y	MPGR	0	5	0	0	0	0	5	5	0	0	⑨ Voltage; B, MPGR=B-V <sub>9</sub>	-197	-176	-155	mV	
	B-Y	MPGB	0	5	0	0	0	0	5	5	0	0	⑦ Voltage; C, MPGB=C-V <sub>7</sub>	-117	-97	-77	mV	
Magenta	Y	MPMY	5	0	5	0	0	0	5	5	0	0	① Voltage; A, MPMY=A-V <sub>1</sub>	378	420	462	mV	
	R-Y	MPMR	5	0	5	0	0	0	5	5	0	0	⑨ Voltage; B, MPMR=B-V <sub>9</sub>	155	176	197	mV	
	B-Y	MPMB	5	0	5	0	0	0	5	5	0	0	⑦ Voltage; C, MPMB=C-V <sub>7</sub>	77	97	117	mV	
Red	Y	MPRY	5	0	0	0	0	0	5	5	0	0	① Voltage; A, MPRY=A-V <sub>1</sub>	220	245	270	mV	
	R-Y	MPRR	5	0	0	0	0	0	5	5	0	0	⑨ Voltage; B, MPRR=B-V <sub>9</sub>	186	209	232	mV	
	B-Y	MPRB	5	0	0	0	0	0	5	5	0	0	⑦ Voltage; C, MPRB=C-V <sub>7</sub>	-72	-50	-28	mV	
Blue	Y	MPBY	0	0	5	0	0	0	5	5	0	0	① Voltage; A, MPBY=A-V <sub>1</sub>	156	175	194	mV	
	R-Y	MPBR	0	0	5	0	0	0	5	5	0	0	⑨ Voltage; B, MPBR=B-V <sub>9</sub>	-53	-33	-13	mV	
	B-Y	MPBB	0	0	5	0	0	0	5	5	0	0	⑦ Voltage; C, MPBB=C-V <sub>7</sub>	127	146	165	mV	
Black	Y	MPPY	0	0	0	0	0	0	5	5	0	0	① Voltage; A, MPPY=A-V <sub>1</sub>	-20	0	20	mV	
	R-Y	MPPR	0	0	0	0	0	0	5	5	0	0	⑨ Voltage; B, MPPR=B-V <sub>9</sub>	-14	0	14	mV	
	B-Y	MPPB	0	0	0	0	0	0	5	5	0	0	⑦ Voltage; C, MPPB=C-V <sub>7</sub>	-12	0	12	mV	
Character Output Level 2																		
C Inversion																		
White	Y	MN WY	5	5	5	5	0	0	5	5	0	0	① Voltage; A, MN WY=A-V <sub>1</sub>	630	700	770	mV	
	R-Y	MN WR	5	5	5	5	0	0	5	5	0	0	⑨ Voltage; B, MN WR=B-V <sub>9</sub>	-14	0	14	mV	
	B-Y	MN WB	5	5	5	5	0	0	5	5	0	0	⑦ Voltage; C, MN WB=C-V <sub>7</sub>	-12	0	12	mV	
Yellow	Y	MN YY	5	5	0	5	0	0	5	5	0	0	① Voltage; A, MN YY=A-V <sub>1</sub>	472	525	578	mV	
	R-Y	MN YR	5	5	0	5	0	0	5	5	0	0	⑨ Voltage; B, MN YR=B-V <sub>9</sub>	-53	-33	-13	mV	
	B-Y	MN YB	5	5	0	5	0	0	5	5	0	0	⑦ Voltage; C, MN YB=C-V <sub>7</sub>	127	146	165	mV	
Cyan	Y	MN CY	0	5	5	5	0	0	5	5	0	0	① Voltage; A, MN CY=A-V <sub>1</sub>	409	455	501	mV	
	R-Y	MN CR	0	5	5	5	0	0	5	5	0	0	⑨ Voltage; B, MN CR=B-V <sub>9</sub>	186	209	232	mV	
	B-Y	MN CB	0	5	5	5	0	0	5	5	0	0	⑦ Voltage; C, MN CB=C-V <sub>7</sub>	-72	-50	-28	mV	
Green	Y	MN GY	0	5	0	5	0	0	5	5	0	0	① Voltage; A, MN GY=A-V <sub>1</sub>	252	280	308	mV	
	R-Y	MN GR	0	5	0	5	0	0	5	5	0	0	⑨ Voltage; B, MN GR=B-V <sub>9</sub>	155	176	197	mV	
	B-Y	MN GB	0	5	0	5	0	0	5	5	0	0	⑦ Voltage; C, MN GB=C-V <sub>7</sub>	77	97	117	mV	
Magenta	Y	MN MY	5	0	5	5	0	0	5	5	0	0	① Voltage; A, MN MY=A-V <sub>1</sub>	378	420	462	mV	
	R-Y	MN MR	5	0	5	5	0	0	5	5	0	0	⑨ Voltage; B, MN MR=B-V <sub>9</sub>	-197	-176	-155	mV	
	B-Y	MN MB	5	0	5	5	0	0	5	5	0	0	⑦ Voltage; C, MN MB=C-V <sub>7</sub>	-117	-97	-77	mV	
Red	Y	MN RY	5	0	0	5	0	0	5	5	0	0	① Voltage; A, MN RY=A-V <sub>1</sub>	220	245	270	mV	
	R-Y	MN RR	5	0	0	5	0	0	5	5	0	0	⑨ Voltage; B, MN RR=B-V <sub>9</sub>	-232	-209	-186	mV	
	B-Y	MN RB	5	0	0	5	0	0	5	5	0	0	⑦ Voltage; C, MN RB=C-V <sub>7</sub>	28	50	72	mV	
Blue	Y	MN BY	0	0	5	5	0	0	5	5	0	0	① Voltage; A, MN BY=A-V <sub>1</sub>	156	175	194	mV	
	R-Y	MN BR	0	0	5	5	0	0	5	5	0	0	⑨ Voltage; B, MN BR=B-V <sub>9</sub>	13	33	53	mV	
	B-Y	MN BB	0	0	5	5	0	0	5	5	0	0	⑦ Voltage; C, MN BB=C-V <sub>7</sub>	-165	-146	-127	mV	
Black	Y	MN PY	0	0	0	5	0	0	5	5	0	0	① Voltage; A, MN PY=A-V <sub>1</sub>	-20	0	20	mV	
	R-Y	MN PR	0	0	0	5	0	0	5	5	0	0	⑨ Voltage; B, MN PR=B-V <sub>9</sub>	-14	0	14	mV	
	B-Y	MN PB	0	0	0	5	0	0	5	5	0	0	⑦ Voltage; C, MN PB=C-V <sub>7</sub>	-12	0	12	mV	

# ■ EQUIVALENT CIRCUIT

PIN NO.	PIN FUNCTION	INSIDE EQUIVALENT CIRCUIT	PIN NO.	PIN FUNCTION	INSIDE EQUIVALENT CIRCUIT
1	Y <sub>out</sub>		6	B-Y <sub>in</sub>	
2	V <sup>+</sup>	_____	7	B-Y <sub>out</sub>	
3	R		8	R-Y <sub>in</sub>	
4	G		9	R-Y <sub>out</sub>	
5	B				

## ■ EQUIVALENT CIRCUIT

PIN NO.	PIN FUNCTION	INSIDE EQUIVALENT CIRCUIT	PIN NO.	PIN FUNCTION	INSIDE EQUIVALENT CIRCUIT
10	C Inversion		15	Clamp Pulse	
11	GND	—	16	Character Pulse	
12	HBF Pulse		17	Y <sub>in</sub>	
13	BF Level		18	Inversion Set up Correction	
14	NTSC/PAL		19 20	Y Inversion BLK	



## ■ INFORMATIONS

Following four points are the outstanding function of the NJM2247A/B. These functions are to go through three input (Y, R-Y, B-Y) signals control by ten control pins.

1. Color Superimpose  
DC level of each equivalent colors shall be supplied to Y, R-Y and B-Y inputs.
2. Burst Flag Insertion  
150 mV burst flag shall be added to R-Y, B-Y input signals.  
Burst flag is selected by the NTSC/PAL switch.
3. C Inversion  
The color phase of the picture shall be inverted for one hundred and eighty degrees. The color phase of the imposed character shall not be altered. This function shall be proceeded when inverting the burst flag, and at the same time, the imposed character level shall be inverted too.
4. Y Inversion  
It is the brightness level inversion. The imposed character color shall not be changed. This function shall be proceeded the switching Y signal output to the inverter side.




Fig. 1 Video Camera Application

## ■ APPLICATION NOTES

### I/O Explanation

• Supply Voltage	V+	5V	②
	GND		⑪
• Input Signals	Y	0.7 V <sub>p-p</sub>	⑬
	R-Y	1.0 V <sub>p-p</sub>	⑧
	B-Y	0.7 V <sub>p-p</sub>	⑥
• Output Signals	Y	0.7 V <sub>p-p</sub>	①
	R-Y	1.0 V <sub>p-p</sub>	⑨
	B-Y	0.7 V <sub>p-p</sub>	⑦



## ■ APPLICATION NOTES

I/O Explanation

- Control Pin Low=0V, HIGH=5V

R③  
G④  
B⑤ } Superimposed color adjustment

Clamp Pulse ⑮  
Character Pulse ⑯  
HBF Pulse ⑫  
BLK Pulse ⑳ } Y, R-Y, B-Y signal process pulse input

C Inversion ⑩  
Y Inversion ⑨ } Color difference, brightness inverting pin

NTS/PAL Switch

- Adjusting Pin (Normally open → non adjustment)  
BF level ⑬ Burst flag insert level adjusting pin.  
Inversion set up correction ⑱ Y inversion signal level adjusting pin.

### 1 Input Signal

Superimposed color level shall be determined by the following standard signal level.

Y 0.7V<sub>P-P</sub>

R-Y 1.0V<sub>P-P</sub>

B-Y 0.7V<sub>P-P</sub>

The character output standard level on the specification shall be determined through calculation out of 75 % of superimposed color level.

(In order to avoid the clipping of the encoding signal, the character output level is determined to lower level)

- The character output level converting expression

The basic expression

$$E_R - E_Y = 0.70E_R - 0.59E_G - 0.11E_B$$

$$E_B - E_Y = -0.30E_R - 0.59E_G + 0.89E_B$$

$$E_Y = 0.30E_R + 0.59E_G + 0.11E_B$$

From standard level and practical input level, each color signal level imposed in R-Y, B-Y and Y signals are as in the following.

$$V_{R-Y} = 0.75 \times 1 [V_{P-P}] \times E_{R-Y} / 1.4$$

$$= 0.375E_R - 0.316E_G - 0.059E_B$$

$$V_{B-Y} = 0.75 \times 0.7 [V_{P-P}] \times E_{B-Y} / 1.78$$

$$= -0.088E_R - 0.174E_G + 0.263E_B$$

$$V_Y = 0.158E_R + 0.310E_G + 0.058E_B$$

( $E_R, E_G, E_B$  は, LOW 0, HIGH 1)

### 2. Clamp Pulse

During the interval of blanking, input the pulse through clamp pulse pin ⑳ the blanking level (0 level) of input signal (Y, R-Y, B-Y) is to be fixed at the bias point within the IC.

Note) The pulse width of clamp pulse shall be set more than A version 6  $\mu$ s and B version 3  $\mu$ s. (see figure 2)




Fig. 2 Clamp Pulse Width

### 3. Character Color Adjustment

Superimposed color adjustment of the character can be determined in eight different colors, by choosing R, G, B input levels.

(LOW 0 V, HIGH 5 V)

R	G	B	COLOR
5	5	5	White
5	5	0	Yellow
0	5	5	Cyan
0	5	0	Green
5	0	5	Magenta
5	0	0	Red
0	0	5	blue
0	0	0	Black

Character Color Selecting Code

### 4. Character Insertion

Pulse informations from outside character generator shall be given input at the character pulse pin ⑩. During the period of pulse process, the selected color level shall be inserted into each Y, R-Y, B-Y.

### 5. Burst Flag Insertion

Inputting burst period pulse at the HBF pin ⑫, the burst flag (150mV) can be inserted in the B-Y, R-Y signals. At the same time, by putting NTSC/PAL switch ⑭, the burst flag can be altered to NTSC or PAL system.

	NTSC/PAL SWITCH⑭	
	LOW 0 V (PAL)	HIGH 5 V (NTSC)
R-Y Signal	+150 mV	non insertion
B-Y Signal	-150 mV	-150 mV

Burst Flag Inserting




Fig.3 Burst Flag Inserting Example

## 6. C Inversion

The color phase of the picture shall be inverted for one hundred and eighty degrees setting C inversion pin ⑩. It is applied that the reference signal (burst flag) shall be inverted into one hundred and eighty degrees at the time of de-coding.

Superimposed character color do not change at the picture inversion.

	C INVERSION PIN ⑩	
	LOW 0V	HIGH 5V
Burst	Non Inversion	Inversion

C Inversion Form

## 7. Y Inversion

The brightness of the picture shall be inverted by setting Y inversion pin ⑨. It is that Y signal shall be inverted by the inverter, and then blanking period signal shall be adjusted to the black level with blanking pulse.




Figure 4. Y Inversion Output Example

	Y INVERSION PIN ⑨	
	LOW 0V	HIGH 5V
Y output	Non inversion	Inversion

Y Inversion Form

## 8. Adjusting pin

### (1) BF Level Pin ⑬


It is the burst flag minor adjusting pin. The burst level shall be adjusted at the open voltage, 0.3V level adjustment. Therefore, the most recommended on operation with the open condition, as it has been controlled at 135 to 165 mV (burst level) on specification.

### (2) Inversion Set Up Correction Pin ⑭


It is the minor adjusting pin of Y inversion signal level. The inverting black level shall be adjusted at the open voltage, 1.8 V level adjustment. Therefore, the most recommended on operation with the open condition, as it has been controlled with 0.59 to 0.77 V (inverting black level) on specification.

# 9. Pulse Timing

The pulse input timing should be proceeded as in the following.



## ■ TYPICAL APPLICATION



## 3-INPUT VIDEO SUPER IMPOSER

## ■ GENERAL DESCRIPTION

The NJM2248 is 3-input video switch for video and audio signal. Two input terminals have sink-chip clamp function and so it is applied to fixed DC level of video signal. The other input terminal is transistor base input for luminant signal and so luminant level may be easily fixed by outer circuit. Its operating supply voltage range is 4.75 to 13V and bandwidth is 10MHz. Cross-talk is 70dB (at 4.43MHz).


## ■ FEATURES

- Operating Voltage (+4.75V ~ +13V)
- 3 Input-1 Output
- Internal Clamp Function ( $V_{IN1}$ ,  $V_{IN2}$ )
- Internal Luminance Signal Control Function ( $V_{IN3}$ )
- Cross-talk 70dB (at 4.43MHz)
- Wide Frequency Range
- Package Outline DIP8, DMP8, SIP8, (SSOP8)
- Bipolar Technology


## ■ APPLICATION

- VCR, Video Camera, AV-TV, Video Disc Player

## ■ PIN CONFIGURATION



NJM2248D  
NJM2248M  
NJM2248V




NJM2248L

## PIN FUNCTION

1.  $V_{IN1}$
2. SW 1
3.  $V_{IN2}$
4. SW 2
5.  $V_{IN3}$
6.  $V^+$
7.  $V_{OUT}$
8. GND

## ■ BLOCK DIAGRAM



## ■ INPUT CONTROL SIGNAL-OUTPUT SIGNAL

SW 1	SW 2	OUTPUT SIGNAL
L	L	$V_{IN1}$
H	L	$V_{IN2}$
L/H	H	$V_{IN3}$

## ■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V <sup>+</sup>	15	V
Power Dissipation	P <sub>D</sub>	(DIP8) 500	mW
		(DMP8) 300	mW
		(SSOP8) 250	mW
		(SIP8) 800	mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C

## ■ ELECTRICAL CHARACTERISTICS

(V<sup>+</sup>=5V, Ta=25°C)

PARAMETERS	SYMBOLS	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Recommended Supply Voltage	V <sup>+</sup>		4.75	—	13.0	V
Operating Current	I <sub>CC</sub>	S1=S2=S3=S4=S5=1	—	10.5	14.0	mA
Voltage Gain	G <sub>V</sub>	V <sub>I</sub> =2.5V <sub>P-P</sub> , 100kHz, V <sub>O</sub> /V <sub>I</sub>	-0.5	—	+0.5	dB
Frequency Characteristics	G <sub>f</sub>	V <sub>I</sub> =2.0V <sub>P-P</sub> , V <sub>O</sub> (10MHz)/V <sub>O</sub> (100kHz)	-1.0	0	+1.0	dB
Differential Gain	DG	V <sub>I</sub> =2V <sub>P-P</sub> , Staircase Signal	—	0	—	%
Differential Phase	DP	V <sub>I</sub> =2V <sub>P-P</sub> , Staircase Signal	—	0	—	deg
Cross-talk	CT	V <sub>I</sub> =2.0V <sub>P-P</sub> , 4.43MHz, V <sub>O</sub> /V <sub>I</sub> (note 1)	—	-70	—	dB
Switch Change Voltage	V <sub>CH</sub>	All inside SW: ON	2.4	—	—	V
	V <sub>CL</sub>	All inside SW: OFF	—	—	0.8	V
Output Impedance	R <sub>O</sub>		—	10	—	Ω

(Note 1) : Tested on all combination except three below.

a) S1=2, S4=S5=1 b) S2=2, S4=2, S5=1 c) S3=2, S5=2

(Note 2) : Unless specified, tested with V<sub>BIAS</sub>=3V.



(Note 3) : If it is not shown about switch condition, it is tested on three condition below.

a) S1=2, S2=S3=S4=S5=1 b) S1=1, S2=2, S3=1, S4=2, S5=1 c) S1=S2=1, S3=2, S4=1 or 2, S5=2

(Note 4) : Clamp voltage of Vin1 and Vin2 is about 2/5 of supply voltage (about 2.0V if V<sup>+</sup>=5V).

## ■ SPECIAL CARES TO BE TAKEN WHEN APPLICATION

## ■ TEST CIRCUIT



## ■ TERMINAL FUNCTION

PIN NO.	PIN SYMBOL	EQUIVALENT CIRCUIT	PIN NO.	PIN SYMBOL	EQUIVALENT CIRCUIT
1	V <sub>IN1</sub>		5	V <sub>IN3</sub>	
2	SW1		6	V+	
3	V <sub>IN2</sub>		7	V <sub>OUT</sub>	
4	SW2		8	GND	



## 3-INPUT VIDEO SWITCH

## ■ GENERAL DESCRIPTION

The NJM2249 is 3-input video switch for video and audio signal. One input terminal has sink-chip clamp function and so it is applied to fixed DC level of video signal. Two other input terminals are transistor base input for luminant signal and so luminant level may be easily fixed by outer circuit. Its operating supply voltage range is 4.75 to 13V and bandwidth is 10MHz. Cross-talk is 70dB (at 4.43MHz).



## ■ FEATURES

- Operating Voltage ( $V^+ = +4.75V \sim +13V$ )
- 3 Input-1 Output
- Internal Clamp Function ( $V_{IN1}$ )
- Internal Luminance Signal Control Function ( $V_{IN2}$ ,  $V_{IN3}$ )
- Cross-talk 70dB (at 4.43MHz)
- Wide Frequency Range
- Package Outline DIP8, DMP8, SIP8, SSOP8
- Bipolar Technology

## ■ APPLICATION

- VCR, Video Camera, AV-TV, Video Disc Player


## ■ PIN CONFIGURATION



## PIN FUNCTION

1.  $V_{IN1}$
2. SW 1
3.  $V_{IN2}$
4. SW 2
5.  $V_{IN3}$
6.  $V^+$
7.  $V_{OUT}$
8. GND

## ■ BLOCK DIAGRAM



## ■ INPUT CONTROL SIGNAL-OUTPUT SIGNAL

SW 1	SW 2	OUTPUT SIGNAL
L	L	$V_{IN1}$
H	L	$V_{IN2}$
L/H	H	$V_{IN3}$



## (Ta=25°C)

[illegible]

( $V^+ = 5\text{V}$ ,  $T_a = 25^\circ\text{C}$ )

(Note 1) : Tested on all combination except three below.

a)  $S1=2, S4=S5=1$    b)  $S2=2, S4=2, S5=1$    c)  $S3=2, S5=2$


(Note2) : Unless specified, tested with  $V_{BIAS1} = V_{BIAS2} = 3V$ .

(Note 3) : If it is not shown about switch condition, it is tested on three condition below.

a)  $S_1=2, S_2=S_3=S_4=S_5=1$    b)  $S_1=1, S_2=2, S_3=1, S_4=2, S_5=1$    c)  $S_1=S_2=1, S_3=2, S_4=1$  or  $2, S_5=2$

(Note 4):  $V_{IN1}$  clamp voltage is about 2/5 of supply voltage (about 2.0V if  $V^+=5V$ ).

### ■ SPECIAL CARES TO BE TAKEN WHEN APPLICATION



■ TERMINAL FUNCTION

PIN NO.	PIN SYMBOL	EQUIVALENT CIRCUIT	PIN NO.	PIN SYMBOL	EQUIVALENT CIRCUIT
1	V <sub>IN1</sub>		5	V <sub>IN3</sub>	
2	SW1		6	V+	
3	V <sub>IN2</sub>		7	V <sub>OUT</sub>	
4	SW2		8	GND	

## ON SCREEN DISPLAY MIX IC


## ■ GENERAL DESCRIPTION

NJM2252 is the IC that has been developed for VCR application, which has the super-impose function as well as the function to drive the S-VHS, S-output pin by putting the external transistor.

NJM2252 has Y signal pin and C signal pin of each independent circuit in it. Y signal line is selectable of 4 inputs, and C signal line is selectable of 3 inputs, each by the inside switches.

Further more, it has function to adjust the output level of S-VHS, Spin.

## ■ PACKAGE OUTLINE



NJM2252L

## ■ FEATURES

- 9V spec, (Recommended operational voltage range 8.6~9.4V)
- Voltage gain can be controlled by the external resistor (Typ.  $\pm 3\text{dB}$ )
- Wide band (Y signal line 10MHz, C signal line 8MHz)
- Output sag, correction circuit incorporated (Y signal line)
- Video switch incorporated (Y signal line 4 input, C signal line 3 input)
- Clamp circuit (Y signal line) Bias circuit (C signal line) incorporated
- Package Outline SDIP20
- Bipolar Technology

## ■ APPLICATION

- VCR (Correspond to S-VHS)
- Laser Disc


## ■ PIN FUNCTION

PIN NO.	FUNCTION	PIN NO.	FUNCTION
1	SW1	12	Y Line Sag Correction Pin
2	GND (Y Line)	13	GND (C Line)
3	Y Line Input Pin	14	NC
4	V <sup>+</sup> (L Line)	15	C Line Output Pin
5	Y Line Input Pin 3	16	c Line Gain Control
6	Clamp SW	17	c Line Input Pin 3
7	Y Line Input Pin	18	SW 2
8	SW 3	19	C Line Input Pin
9	Y Line Input Pin 4	20	NC
10	Y Line Gain Control	21	V <sup>+</sup> (C Line)
11	Y Line Output Pin	22	C Line Input Pin 1

## ■ RECOMMENDED OPERATING CONDITION

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNITS
Supply Voltage Range	V <sup>+</sup>		8.6	9.0	9.4	V
Y Signal Input Amplitude Range		Y <sub>IN</sub>	—	—	3.0	V <sub>p.p</sub>
Y Signal Output Amplitude Range		Y <sub>OUT</sub>	—	—	3.0	V <sub>p.p</sub>
C Signal Input Amplitude Range		C <sub>IN</sub>	—	—	2.0	V <sub>p.p</sub>
C Signal Output Amplitude Range		C <sub>OUT</sub>	—	—	2.5	V <sub>p.p</sub>
Gain Control Voltage Range		TP10, TP21 Input Voltage	2.0	—	3.0	V

## ■ BLOCK DIAGRAM



NJM2252L

Symbol	Unit	Typical Value	Test Conditions
$V_{DS}$	V	10	$V_{GS} = 0V, f = 1kHz$
$V_{GS}$	V	10	$V_{DS} = 0V, f = 1kHz$
$I_{DS}$	mA	10	$V_{GS} = 0V, V_{DS} = 10V$
$I_{GS}$	mA	10	$V_{DS} = 0V, V_{GS} = 10V$
$f_{max}$	Hz	10	$V_{DS} = 10V, V_{GS} = 0V$
$f_{min}$	Hz	10	$V_{DS} = 10V, V_{GS} = 0V$
$f_{1dB}$	Hz	10	$V_{DS} = 10V, V_{GS} = 0V$
$f_{3dB}$	Hz	10	$V_{DS} = 10V, V_{GS} = 0V$
$f_{5dB}$	Hz	10	$V_{DS} = 10V, V_{GS} = 0V$
$f_{10dB}$	Hz	10	$V_{DS} = 10V, V_{GS} = 0V$
$f_{20dB}$	Hz	10	$V_{DS} = 10V, V_{GS} = 0V$
$f_{30dB}$	Hz	10	$V_{DS} = 10V, V_{GS} = 0V$
$f_{40dB}$	Hz	10	$V_{DS} = 10V, V_{GS} = 0V$
$f_{50dB}$	Hz	10	$V_{DS} = 10V, V_{GS} = 0V$
$f_{60dB}$	Hz	10	$V_{DS} = 10V, V_{GS} = 0V$
$f_{70dB}$	Hz	10	$V_{DS} = 10V, V_{GS} = 0V$
$f_{80dB}$	Hz	10	$V_{DS} = 10V, V_{GS} = 0V$
$f_{90dB}$	Hz	10	$V_{DS} = 10V, V_{GS} = 0V$
$f_{100dB}$	Hz	10	$V_{DS} = 10V, V_{GS} = 0V$

## ■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V*	12	V
Power Dissipation	Pd	700	mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C

## ■ ELECTRICAL CHARACTERISTICS

(V\*: 9V, Vc: 5V, TP10, TP21: 2.5V, Ta: 25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Current	I <sub>cc</sub>	4pin, 21pin Sink Current	25	37	45	mA

### Y Signal Line

Input Open Voltage	V <sub>if</sub>	TP1, TP2: Measurement	4.0	4.1	4.2	V
Output Open Voltage	V <sub>oy</sub>		3.60	3.95	4.30	V
Output Offset Voltage 1	V <sub>ofy</sub>	TP1, 2,2: 5V, TP5: Measurement	-20	—	20	mV
Output Offset Voltage 2	V <sub>ofy</sub>	TP1,4: 5V, TP5: Measurement	-10	20	50	mV
Clamp Sink Current	I <sub>i</sub>	V <sub>c</sub> : 5V, SW4: 2 Measurement	0.8	1.0	1.2	mA
Voltage Gain	G <sub>vy1</sub>	Y <sub>IN</sub> : 1MHz CW wave, Y <sub>OUT</sub> : 2.0V <sub>P-P</sub>	-0.5	0.5	1.5	dB
Voltage Gain Variable Width	G <sub>vy</sub>	Y <sub>IN</sub> : 1MHz CW Wave, Y <sub>OUT</sub> : 2.0V <sub>P-P</sub>	-2.0	—	2.0	dB
Frequency Gain	G <sub>fy</sub>	10MHz/1MHz	-1.0	—	1.0	dB
Sag Gain	G <sub>ys</sub>	TP16: 100kHz, 50mV <sub>P-P</sub> V <sub>OUT</sub> : Measurement	15	20	—	dB
Differential Gain	DG	Y <sub>OUT</sub> : 2.0V <sub>P-P</sub> Standard Staircase Signal	—	1.0	3.0	%
Differential Phase	DP	Y <sub>OUT</sub> : 2.0V <sub>P-P</sub> Standard Staircase Signal	—	1.0	—	deg
Crosstalk	CT <sub>y</sub>	Y <sub>IN</sub> : 4.43MHz, 2.0V <sub>P-P</sub> CW Wave Input	—	-70	—	dB
Output Impedance	R <sub>oy</sub>		—	6	—	Ω


### C Signal Line

Input Open Voltage	V <sub>ic</sub>	TP6, TP7: Measurement	3.9	4.1	4.3	V
Output Open Voltage	V <sub>oc</sub>	TP21: 2.5V	5.05	5.35	5.65	V
Output Offset Voltage	V <sub>ofc</sub>	TP6, 7, 8: 5.0V, TP9: Measurement	-50	—	50	mV
Voltage Gain	G <sub>vc1</sub>	C <sub>IN</sub> : 1MHz CW Wave, C <sub>OUT</sub> : 2V <sub>P-P</sub>	6.0	7.0	8.0	dB
Voltage Gain Variable Width	G <sub>vc</sub>	C <sub>IN</sub> : 1MHz CW Wave, C <sub>OUT</sub> : 2V <sub>P-P</sub>	4.5	—	8.5	dB
Frequency Gain	G <sub>fc</sub>	8MHz/1MHz	-1.0	—	1.0	dB
Crosstalk	C <sub>tc</sub>	C <sub>IN</sub> : 4.43MHz, 1.0V <sub>P-P</sub> CW Wave Input	—	-70	—	dB
Input Impedance	R <sub>ic</sub>	19pin, 22pin Input Impedance	11	15	19	Ω
Output Impedance	R <sub>oc</sub>		—	6	—	Ω


### Common Line

Control On Voltage	V <sub>c1</sub>	Inner Switch on Level Guarantee	2.5	—	—	V
Control Off Voltage	V <sub>c2</sub>	Inner Switch Off Level Guarantee	—	—	1.5	V
Key Clamp Control Voltage	V <sub>c3</sub>	1 Pin Threshold Voltage	1.5	2.0	2.5	V

■ APPLICATION CIRCUIT



## ■ TEST CIRCUIT



## ■ VIDEO SWITCHING MOTION

SW1	SW2	SW3	Y LINE OUTPUT	C LINE OUTPUT
L	L	L	Yin1	Cin1
H	L	L	Yin2	Cin2
*	H	L	Yin3	Cin3
L	L	H	Yin4	Cin1
H	L			Cin2
*	H			Cin3

\*: H or L



■ TERMINAL FUNCTION

PIN	PIN NAME	SYMBOL	FUNCTION
1	SW1	SW1	Video switch channel change over input. The L level is identified to be input when being left on at open state.
2	GND (Y Line)	GND Y	
3	Y Line Input Pin	Yin1	Video signal input pin (Y line) Key Clamp circuit internalized. The clamp function goes on when the key clamp is on H timing. Keyed clamp at L position indicates the normal sink chip clamp on operation. The clamp voltage is about 4.1V.
4	V <sub>CC</sub> (Y Line)		Y line alone can not be used when C line supply voltage is off state.
5	Y Line Input Pin 3	Yin 3	Video signal input pin (Y line) The IC does not have bias or clamp function circuit in it, and its easy to have the external circuit, of the brightness level setting. It is most suitable for superimpose input.
6	Clamp Switch	Yin3	In case of L level, the sink chip clamp, Yin1, Yin2 on operation. In case of H level, Yin1, Yin2 become the clamp voltage compulsory. If the key clamp function is not used, apply it with the L level on fixed condition.
7	Y Line Input Pin 2	Yin2	Video signal input pin (Y line) Key clamp circuit internalized. The clamp function goes on when the key clamp is on H timing. Keyed clamp at L position indicates the normal sink chip clamp on operation. The clamp voltage is about 4.1V.
8	SW3	SW3	Video switch channel change over input. The L level is identified to be input when being left on open state.
9	Y Line Input Pin 4	Yin4	Video signal input pin (Y line) The IC does not have bias or clamp function circuit in it, and its easy to have the external circuit of the brightness level setting. It is most suitable for superimpose input.
10	Y Line Gain Control	GAIN Y	Y Line voltage gain can be adjusted when input of 2.0~3.0V. 2.0V input, at gain min. (-3.0dB) 3.0V input at gain max. (+3.0dB) In order to set the gain within the IC, the gain control circuit compares the voltage (Typ 2.5V), the one which was decided by the resistance the voltage (Typ 2.5V), the one which was decided by the resistance division, and the gain control pin voltage, and then it is advisable to apply voltage on the gain control pin after the process of the resistance division of the supply voltage.
11	Y Line Output Pin	Yout	Its the Y line video signal output pin. It can drive 75Ω line when connecting 25C945 & 25C1815 directly. No sag output can be performed by applying Y line sag correction at 12 pin.
12	Y Line Sag Correcting Pin	Y SAGU	In case when applying as 75Ω driver by connecting 25C945 to Yout, the sag can be generated by output coupling capacitance and load resistance. The output included the sag, when once again, being input at sag correctinn pin through coupling capacitance, and it can be done to take out the output from Y out in which that there is no sag at all. In case when the sag correction function is not required on operation, it is advisable to use it by connecting 11 pin directly.



## ■ TERMINAL FUNCTION

PIN	PIN NAME	SYMBOL	FUNCTION
13	GND (C Line)	GND C	
14	NC		
15	CLine Output Pin	Cout	It's the C line video signal output pin. It can drive 75Ω line when connecting 2SC945 & 2SC1815 directly.
16	C line Output Pin	GAIN C	C line voltage gain can be adjusted when input 2.0~3.0V. 2.0V input at gain min. (+3.0dB) 3.0V input at gain max. (+9.0dB) In order to set the gain within the IC, the gain control circuit compares the voltage (Typ 2.5V), the one which was decided by the resistance division, and the gain control pin voltage, and then it is advisable to apply voltage on the gain control pin, after the process of resistance division of the supply voltage.
17	C Line Input Pin 3	Cin3	Video signal input pin (C line) The IC does not have bias or clamp function circuit in it, and it's easy to set the brightness level with the external circuit. It is most suitable for superimpose input.
18	SW2	SW2	The L level is identified to be input when being left on open state.
19	C Line Input Pin 2	Cin2	Video signal input pin (C line) The bias voltage is about 4.1V, and the input impedance is about 15KΩ
20	NC		
21	V+ (C Line)	V+ C	C line alone can not be used while the Y line supply voltage is off state.
22	C Line Input Pin 1	Cin1	C line Input Pin 1. Video signal input pin (C line) Bias voltage is about 4.1V, input impedance is about 15KΩ

## ■ TEST CONDITION

(V<sup>+</sup>: 9V, V<sub>c</sub>: 5V, TP10, TP21: 2.5V, Ta: 25°C)

PARAMETER	SYMBOL	TEST CONDITION										
		1	2	3	4	5	6	7	8	9	0	1
Supply Current	I <sub>CC</sub>	L	L	L	L	L	L	L	L	L	L	4pin, 21pin Total Current
Y Signal Line												
Input Open Voltage	V <sub>iy</sub>	L H	L L	L L	L L	L L	L L	L L	L L	L L	L L	Type1: Measurement TP2: Measurement
Output Open Voltage	V <sub>oy</sub>	L	L	L	L	L	L	L	L	L	L	TP5: Measurement
Output Offset Voltage 1	V <sub>ofy</sub>	L H L	L L H	L L L	L L L	L L L	L L L	L L L	L L L	L L L	L	TP1, 2, 3: 5V TP5: Measurement→V1 V2→ V3→  V <sub>ofy</sub> =V2-V1 } V <sub>ofy</sub> =V-V2 } Judgment V <sub>ofy</sub> =V3-V2 }
Output offset Voltage 2	V <sub>ofy</sub>	L L	L H	L L	L L	L L	L L	L L	L L	L L	L	tp1, 4: 5v tp5: MeasurementV1→ V4→ V <sub>ofy</sub> =V4-V1 Judgment
Clamp Sink Current	I <sub>i</sub>	L L	L H	L H	L L	L L	L L	L L	L L	L L	L	③ pin Sink Current ⑦ pin Sink Current
Voltage Gain Width	G <sub>vy1</sub>	L H L L	L L H H	L L L L	L L L L	H L L L	L L L L	L L H H	L L L L	L L L L	L	At left four switch conditions Tp10: 2.5V voltage gain→G <sub>v1</sub> TP10: 2.0V voltage gain→G <sub>v2</sub> TP10: 3.0V voltage gain→G <sub>v3</sub> G <sub>vy</sub> =G <sub>v2</sub> -G <sub>v1</sub> } G <sub>vy</sub> =G <sub>v3</sub> -G <sub>v1</sub> } Judgment
Frequency Gain	G <sub>fy</sub>	L H L L	L L H L	L L L H	L L L L	H L L L	L L L L	L L H H	L L L L	L L L L	L	At left four switch Y <sub>IN</sub> 1MHz voltage gain→G <sub>v4</sub> Y <sub>IN</sub> 10MHz voltage gain→G <sub>v5</sub> G <sub>fy</sub> =g <sub>v5</sub> -G <sub>v4</sub> Judgment
Sag Gain	G <sub>ys</sub>	L	L	L	L	L	L	L	L	L	L	SW13: OFF TP16: 100kHz, 50mV <sub>P-P</sub> input Y <sub>OUT</sub> :Measure- ment Y <sub>OUT</sub> /50mV <sub>PP</sub> Judgment
Differential Gain	DG	L H L	L L H	L L L	L L L	H L L	L L L	L L H	L L L	L L L	L	Y <sub>out</sub> : 2.0V <sub>P-P</sub> Standard Staircase Signal Judgment at left four switch conditions
Differential Phase	DP	L H L L	L L H L	L L L L	L L L L	H L L L	L L L L	L L H H	L L L L	L L L L	L	Y <sub>OUT</sub> : 2.0V <sub>P-P</sub> Standard Staircase Signal Judgment at left four switch conditions

## ■ TEST CONDITION

(V\*: 9V, Vc: 5V, TP10, TP21: 2.5V, Ta: 25°C)

PARAMETER	SYMBOL	TEST CONDITION											
		1	2	3	4	5	6	7	8	9	0	1	
Crosstalk	CTy	H	L	L	L	H	L	L	L	L	L	L	Judgment by left 12 switch conditions
		L	H	L	L	H	L	L	L	L	L	L	Y <sub>IN</sub> : 4.43MHz, 2.0V <sub>p-p</sub> CW wave input
		L	H	L	L	H	L	L	L	L	L	L	Y <sub>OUT</sub> Measurement
		L	L	L	L	L	H	L	L	L	L	L	Y <sub>out</sub> /y <sub>IN</sub> Judgment
		H	L	L	L	H	L	L	L	L	L	L	
		L	L	H	L	L	H	L	L	L	L	L	
		L	L	L	L	L	L	H	L	L	L	L	
		H	L	L	L	L	L	H	L	L	L	L	
		L	L	H	L	L	L	H	L	L	L	L	
		H	L	L	L	L	L	L	H	L	L	L	
Output Impedance	Roy	L	L	L	L	H	L	L	L	L	L	L	
<b>C Signal Line</b>													
Input Open Voltage	Vic	L	L	L	L	L	L	L	L	L	L	L	TP6: Measurement
		H	L	L	L	L	L	L	L	L	L	L	TP7: Measurement
Output Open Voltage	Voc	L	L	L	L	L	L	L	L	L	L	L	TP9: Measurement
Output Offset Voltage	Vofc	L	L	L	L	L	L	L	L	L	L	L	TP6, 7, 8: 5.0V, TP9: Measurement→V1
		H	L	L	L	L	L	L	L	L	L	L	→V2
		L	H	L	L	L	L	L	L	L	L	L	→V3
													Vofc=V2-V1
													Vofc=V3-V1
Voltage Gain	Gvcl	L	L	L	L	L	L	L	L	H	L	L	G <sub>IN</sub> : 1MHz wave, C <sub>OUT</sub> : 2.0V <sub>p-p</sub>
		H	L	L	L	L	L	L	L	L	H	L	
		L	H	L	L	L	L	L	L	L	L	H	Judgment by left three conditions
Voltage Gain Variable Width	Gvc	L	L	L	L	L	L	L	L	H	L	L	TP21: 2.5V boltage gain→Vv1
		H	L	L	L	L	L	L	L	L	H	L	TP21: 2.0V voltage gain
		L	H	L	L	L	L	L	L	L	L	H	TP21: 2.0V voltage gain
													At left three switch conditions
													Gvc=Gv2-Gv1 } Judgment
													Gvc=Gv3-Gv1 }
Frequency Gain	Gfc	L	L	L	L	L	L	L	L	H	L	L	At left three switch conditions
		H	L	L	L	L	L	L	L	L	H	L	G <sub>IN</sub> : 1MHz voltage gain→Gv4
		L	H	L	L	L	L	L	L	L	L	H	G <sub>IN</sub> 8MHz voltage gain→Gv5
													Gfc=Gv5-Gv4 Judgment
Crosstalk	CTc	H	L	L	L	L	L	L	L	H	L	L	C <sub>IN</sub> : 4.43MHz, 1.0V~ <sub>p-p</sub> CW wave input
		L	H	L	L	L	L	L	L	H	L	L	C <sub>OUT</sub> : Measurement
		L	L	L	L	L	L	L	L	L	H	L	
		L	H	L	L	L	L	L	L	L	H	L	
		L	L	L	L	L	L	L	L	L	L	H	
		H	L	L	L	L	L	L	L	L	L	H	
Input Impedance	Ric	L	L	L	L	L	L	L	L	H	L	L	TP19: 3.0V applied voltage, TP6: voltage measurement
													TP19: 5.0V applied voltage, TP6: voltage measurement
													Ric=15[kΩ]*(2-V19/(2-(V2-V1))) Judgment
		H	L	L	L	L	L	L	L	L	H	L	TP22: 3.0V applied voltage, TP7: voltage measurement→V1
													TP22: 5.0V applied voltage, TP7: voltage measurement→V2
													Ric=15[kΩ]*(V2-V1)/(2-(V-V1)) Judgment
Output Impedance	Roc	L	L	L	L	L	L	L	L	H	L	L	


## CHROMA SIGNAL HUE TINT CONTROLLER

## ■ GENERAL DESCRIPTION

NJM2255 is a Chroma signal Hue, Tint controller IC, to be used for VCR, LCD & AV equipments.

In play back operation of video signals of VCRs, Hue and Tint of Chroma signal can be adjusted independently and continuously by the external DC voltage. NJM2255 internalizes the variable capacitor in it, so that it can be operated with minimal external components.

## ■ PACKAGE OUTLINE



NJM2255D


## ■ FEATURES

- Operating Voltage (+4.7V ~ +5.3V)
- Internalizing variable capacitor
- Internalizing changeable Gain Amplifier
- Hue and Tint of Chroma signals can be adjusted continuously by DC voltage (0V ~ 5V)
- Internalizing Dead Band Circuit
- Package Outline DIP8
- Bipolar Technology

## ■ APPLICATIONS

- VCR, LCD, AV equipments


## ■ BLOCK DIAGRAM



## ■ CONTROL INPUT - OUTPUT SIGNAL

SW1	output Signal
H	Color Main
L	Color Burst

## ■ TEST CIRCUIT



■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V*	7	V
Power Dissipation	P <sub>D</sub>	500	mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C

■ ELECTRICAL CHARACTERISTICS


(V\*=5V, Ta=25°C)

PARAMETER	SYMBOL	SWITCH				TEST CONDITION	MIN.	TYP.	MAX.	UNIT
		S1	S2	S3	S4					
Operating Current	I <sub>CC</sub>	2	2	2	2	No signal	—	22.0	28.0	mA
Voltage Gain 1	GC	2	2	3	2	V <sub>OUT</sub> /V <sub>IN</sub>	-1.0	0	1.0	dB
Voltage Gain 2	GB	2	2	1	2	V <sub>OUT</sub> /V <sub>IN</sub>	-1.0	0	1.0	dB
Hue Offset	T1	2	2		2	S3=1/3 V <sub>OUT</sub> Phase difference	-3.5	0	3.5	deg
Hue Changeable width 1	T2	2	3		2	S3=1/3 V <sub>OUT</sub> Phase difference	20	22	—	deg
Hue Changeable width 2	T3	2	1		2	S3=1/3 V <sub>OUT</sub> Phase difference	—	-22	-20	deg
Tint Changeable width 1	GC	2	2		2	Gain (S3=3)—Gain (S3=1)	-0.6	0	0.6	dB
Tint Changeable width 2	GB	2	2		3	Gain (S3=3)—Gain (S3=1)	4.5	5.5	—	dB
Tint Changeable width 3	T1	2	2		1	Gain (S3=3)—Gain (S3=1)	—	—	-20	dB
Hue Offset Adjustment width 1	OSTH	3	2		2	S3=1/3 V <sub>OUT</sub>	—	—	-3.5	deg
Hue Offset Adjustment width 2	OSTL	1	2		2	S3=1/3 V <sub>OUT</sub>	3.5	—	—	deg
BGP Threshold Voltage 1	VTHH	2	2	3	2	Switch on level	2.2	—	5.0	V
BGP Threshold Voltage 2	VTHL	2	2	3	2	Switch off level	0	—	0.8	V
Secondary Distortion 1	HC	2	2	3	2	3.58MHz, 700mV <sub>P-P</sub> Sine Wave	—	-37	-33	dB
Secondary Distortion 2	HB	2	2	1	2	3.58MHz, 700mV <sub>P-P</sub> Sine Wave	—	-37	-33	dB


Note Unless otherwise specified, input signal is 3.58MHz and 300mV<sub>P-P</sub> sine wave.

## ■ TYPICAL CHARACTERISTICS


Hue Control Voltage vs. Tint Changeable feature



Hue Control Voltage vs. Input Delay feature



Color Control Voltage vs. Chroma Gain Changeable





## VIDEO COLOR SUPERIMPOSER


## ■ GENERAL DESCRIPTION

NJM2256 is the multi-functional color super-imposer IC for video base band (Y, R-Y, B-Y). Various type of Y, R-Y, B-Y output signals can be made by the digital controlled signals.

The signal control at the base band, made it possible on operation with less external parts, as well as for non adjustment on operation.

NJM2256 can be operated much higher switching speed comparing to NJM2247.

## ■ PACKAGE OUTLINE



NJM2256M


## ■ FEATURES

- 5 V Single Power Supply
- 8 Types Color Super-imposer
- Burst Flag Insert Function
- Y Inversion, C Inversion Function
- NTSC/PAL Matching
- Non Operational Adjustment
- Less External Parts
- Higher switching speed can be made comparing to NJM2247
- Package Outline DMP20
- Bipolar Technology

## ■ RECOMMENDED INPUT CONDITIONS

- Y Signal 0.7V<sub>P-P</sub>
- R-Y Signal 1.0V<sub>P-P</sub>
- B-Y Signal 0.7V<sub>P-P</sub>
- Control Voltage
- Low Level 0~0.25V
- High Level 4.75~5V

## ■ PIN CONFIGURATION



NJM2256M

## Pin Function

- |                       |                                 |
|-----------------------|---------------------------------|
| 1. Y <sub>out</sub>   | 11. GND                         |
| 2. V <sup>+</sup>     | 12. HBF Pulse                   |
| 3. R                  | 13. BF Pulse                    |
| 4. G                  | 14. NTSC/PAL Switching          |
| 5. B                  | 15. Clamp Pulse                 |
| 6. B-Y <sub>in</sub>  | 16. Character Pulse             |
| 7. B-Y <sub>out</sub> | 17. Yin                         |
| 8. R-Y <sub>in</sub>  | 18. Inversion Set Up Correction |
| 9. R-Y <sub>out</sub> | 19. Y Inversion                 |
| 10. C Inversion       | 20. BLK Pulse                   |




■ CONTROL PIN CHARACTERISTICS

(V\*=5V)

PIN NO.	PIN FUNCTIONS	THRESHOLD LEVEL(V)		SINK/SOURCE CURRENT( $\mu$ A)	
		LOW	HIGH	0V	5V
3	R	0.7	0.8	-500	500
4	G				
5	B				
4	(at C Inversion)	2.5	2.6	-100	100
10	C Inversion	3.5	4.5	-200	400
12	HBV Pulse	0.5	2.0	-2	1
14	NTSC/PAL	0.7	0.8	0	150
15	Clamp Pulse	2.5	2.8	-2	0
16	Character Pulse	0.5	0.9	-0.5	0
19	Y Inversion	0.4	0.8	-0.5	0
20	BLK Pulse	0.4	0.8	-0.5	0

■ BLOCK DIAGRAM



## ■ INFORMATIONS

Following four points are the outstanding function of the NJM2256. These functions are to go through three input (Y, R-Y, B-Y) signals control by ten control pins.

### 1. Color Superimpose

DC level of each equivalent colors shall be supplied to Y, R-Y and B-Y inputs.

### 2. Burst Flag Insertion

150 mV burst flag shall be added to R-Y, B-Y input signals.

Burst flag is selected by the NTSC/PAL switch.

### 3. C Inversion

The color phase of the picture shall be inverted for one hundred and eighty degrees. The color phase of the imposed character shall not be altered. This function shall be proceeded when inverting the burst flag, and at the same time, the imposed character level shall be inverted too.

### 4. Y Inversion

It is the brightness level inversion. The imposed character color shall not be changed. This function shall be proceeded the switching Y signal output to the inverter side.





















Fig. 1 Video Camera Application

## ■ EQUIVALENT CIRCUIT

PIN NO.	PIN FUNCTION	INSIDE EQUIVALENT CIRCUIT	PIN NO.	PIN FUNCTION	INSIDE EQUIVALENT CIRCUIT
1	$Y_{out}$		6	$B-Y_{in}$	
2	$V^+$				
3	R		7	$B-Y_{out}$	
4	G		8	$R-Y_{in}$	
5	B		9	$R-Y_{out}$	

■ EQUIVALENT CIRCUIT

PIN NO.	PIN FUNCTION	INSIDE EQUIVALENT CIRCUIT	PIN NO.	PIN FUNCTION	INSIDE EQUIVALENT CIRCUIT
10	C Inversion		15	Clamp Pulse	
11	GND	_____	16	Character Pulse	
12	HBF Pulse		17	Y <sub>in</sub>	
13	BF Level		18	Inversion Set up Correction	
14	NTSC/PAL		19	Y Inversion	
			20	BLK	

## ■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V <sup>+</sup>	8	V
Power Dissipation	P <sub>D</sub>	350	mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C

## ■ ELECTRICAL CHARACTERISTICS


PARAMETER	SYMBOL	CONTROL PIN	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
		③④⑤⑩⑫⑭⑮⑯⑰⑱⑲⑳					
Operating Current	I <sub>CC</sub>	0 0 0 0 0 0 0 0 0 0	V <sup>(17)</sup> =2.5V Current when application	12	18.5	26	mA
Terminal Sink Current 1	I <sub>I7</sub>	0 0 0 0 0 0 0 0 0 0	V <sup>(6)</sup> =3.0V Current when application	0		10	μA
Terminal Sink Current 1	I <sub>6</sub>	0 0 0 0 0 0 0 0 0 0	V <sup>(8)</sup> =3.0V Current when application	0		6	μA
Terminal Sink Current 3	I <sub>8</sub>	0 0 0 0 0 0 0 0 0 0		0		6	μA
Terminal Voltage 1	V <sub>1</sub>	0 0 0 0 0 5 0 0 0 0	① Open Voltage	1.68		1.92	V
Terminal Voltage 2	V <sub>7</sub>	0 0 0 0 0 5 0 0 0 0	⑦ Open Voltage	2.18		2.42	V
Terminal Voltage 3	V <sub>9</sub>	0 0 0 0 0 5 0 0 0 0	⑨ Open Voltage	2.18		2.42	V
Terminal Voltage 4	V <sub>13</sub>	0 0 0 0 0 5 0 0 0 0	⑬ Open Voltage	0.23		0.37	V
Terminal Voltage 5	V <sub>18</sub>	0 0 0 0 0 5 0 0 0 0	⑱ Open Voltage	1.68		1.92	V
Y Non Inversion							
Voltage Gain	G <sub>YP</sub>	0 0 0 0 0 0 0 0 0 0	V(Y <sub>IN</sub> )=1V <sub>P-P</sub> , 1MHz	-0.5	0	0.5	dB
Frequency Gain	DG <sub>P</sub>	0 0 0 0 0 0 0 0 0 0	G <sub>YP</sub> (6MHz)-G <sub>YP</sub> (1MHz)	-1	0	1	dB
Differential Gain	DP <sub>P</sub>	0 0 0 0 0 0 0 0 0 0	VY <sub>IN</sub> =1V <sub>P-P</sub> , Standard Staircase	-3	0	3	%
differentail Phase	DP <sub>P</sub>	0 0 0 0 0 0 0 0 0 0		-3	0	3	deg
Y Inversion							
Voltage Gain	G <sub>YN</sub>	0 0 0 0 0 0 0 0 5 5	V(Y <sub>IN</sub> )=0.6V <sub>P-P</sub> , 1MHz	-2.3	-1.3	0.3	dB
Frequency	G <sub>FYN</sub>	0 0 0 0 0 0 0 0 5 5	G <sub>YN</sub> (6MHz)-G <sub>YN</sub> (1MHz)	-2	-0.1	1	dB
Differential Gain	DG <sub>N</sub>	0 0 0 0 0 0 0 0 5 5	V(Y <sub>IN</sub> )=0.5V <sub>P-P</sub> , Standard Staircase	-8		8	%
Differential Phase	DP <sub>P</sub>	0 0 0 0 0 0 0 0 5 5		-3	0	3	deg
Inversion Block Level	BL <sub>N</sub>	0 0 0 0 0 0 5 0 5 5	① Voltage: a BL <sub>N</sub> =a-b	0.59	0.68	0.77	V
Inversion BLK		0 0 0 0 0 0 5 0 5 5	① Voltage: b BLK=c-b	-0.1	0	0.1	V
R-Y							
Voltage Gain	G <sub>R-Y</sub>	0 0 0 0 0 0 5 0 0 0	V(R-Y <sub>IN</sub> )=1V <sub>P-P</sub> , 1MHz	-0.5		0.5	dB
Burst Level Non Inversion	BF <sub>RP</sub>	0 0 0 0 0 0 5 0 0 0	⑨ Voltage: d BF <sub>RP</sub> =e-d	135	150	165	mV
Burst Level Inversion	BF <sub>RN</sub>	0 0 0 5 5 0 5 0 0 0	⑨ Voltage: e BF <sub>RN</sub> =f-d	-165	-150	-135	mV
B-Y							
Voltage Gain	G <sub>R-Y</sub>	0 0 0 0 0 0 5 0 0 0	V(B-Y <sub>IN</sub> )=1V <sub>P-P</sub> , 1MHz	-0.5	0	0.5	dB
Burst Level Non Inversion	BF <sub>HP</sub>	0 0 0 0 5 5 5 0 0 0	⑦ Voltage: g BF <sub>RP</sub> =g-h	135	150	165	mV
Burst Level Inversion	BF <sub>RN</sub>	0 0 0 0 5 5 5 0 0 0	⑦ Voltage: h BF <sub>RN</sub> =g-i	-165	-150	-135	mV
R-Y Switching Speed		X 0 0 0 0 0 5 5 0 0	X=1MHz 5V <sub>PP</sub> Rectangular Wave			*100	nS
B-Y Switching Speed		X 0 0 0 0 0 5 5 0 0	X=1MHz 5V <sub>PP</sub> Rectangular Wave			*100	nS

\* Remark 1) \* Item indicates design assurance rating.

■ ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	CONTROL PIN								TEST CONDITION	MIN.	TYP.	MAX.	UNIT			
		③	④	⑤	⑩	⑬	⑭	⑮	⑯								
Character Output Level 1																	
C inversion																	
White	Y	MPWY	5	5	5	0	0	0	5	5	0	0	① Voltage: A, MPWY=A-V <sub>I</sub>	630	700	770	mV
	R-Y	MPWR											② Voltage: B, MPWR=B-V <sub>9</sub>	-16	0	16	mV
	B-Y	MPWB											⑦ Voltage: C, MPWB=C-V <sub>7</sub>	-14	0	14	mV
Yellow	Y	MPYY	5	5	0	0	0	0	5	5	0	0	① Voltage: A, MPYY=A-V <sub>I</sub>	472	525	578	mV
	R-Y	MPYR											② Voltage: B, MPYR=B-V <sub>9</sub>	13	33	53	mV
	B-Y	MPYB											⑦ Voltage: C, MPYR=C-V <sub>7</sub>	-165	-146	-127	mV
Cyanoge	Y	MPCY	0	5	5	0	0	0	5	5	0	0	① Voltage: A, MPCY=A-V <sub>I</sub>	409	455	501	mV
	R-Y	MPCR											② Voltage: B, MPCR=B-V <sub>9</sub>	-232	-209	-186	mV
	B-Y	MPCB											⑦ Voltage: C, MPCB=C-V <sub>9</sub>	28	50	72	mV
Green	Y	MPGY	0	5	0	0	0	0	5	5	0	0	① Voltage: A, MPGY=A-V <sub>I</sub>	252	280	308	mV
	R-Y	MPGR											② Voltage: B, MPGR=B-V <sub>9</sub>	-197	-176	-155	mV
	B-Y	MPCB											⑦ Voltage: C, MPGB=C-V <sub>7</sub>	-117	-97	-77	mV
Mazenta	Y	MPMY	5	0	5	0	0	0	5	5	0	0	① Voltage: A, MPMY=A-V <sub>I</sub>	378	420	462	mV
	R-Y	MPMR											⑦ Voltage: B, MPMR=B-V <sub>9</sub>	155	176	197	mV
	B-Y	MPMB											⑦ Voltage: C, MPMB=C-V <sub>7</sub>	77	97	117	mV
Red	Y	MPRY	5	0	0	0	0	0	5	5	0	0	① Voltage: A, MPRY=A-V <sub>I</sub>	220	245	270	mV
	R-Y	MPRR											② Voltage: B, MPRR=B-V <sub>9</sub>	186	209	232	mV
	B-Y	MPRB											⑦ Voltage: C, MPRB=C-V <sub>7</sub>	-72	-50	-28	mV
Blue	Y	MPBY	0	0	0	0	0	0	5	5	0	0	① Voltage: C, MPBY=A-V <sub>I</sub>	156	175	194	mV
	R-Y	MPBR											② Voltage: B, MPBR=B-V <sub>9</sub>	-53	-33	-13	mV
	B-Y	MPBB											⑦ Voltage: C, MPBB=C-V <sub>7</sub>	127	146	165	mV
Black	Y	MPPY	0	0	0	0	0	0	5	5	0	0	① Voltage: A, MPPY=A-V <sub>I</sub>	-20	0	20	mV
	R-Y	MPPR											② Voltage: B, MPPR=B-V <sub>9</sub>	-14	0	14	mV
	B-Y	MPPB											⑦ Voltage: C, MPPB=C-V <sub>7</sub>	-12	0	12	mV
Character Output Level 2																	
C Inversion																	
White	Y	MNWY	5	5	5	5	0	0	5	5	0	0	① Voltage: A, MNWY=A-V <sub>I</sub>	630	700	770	mV
	R-Y	MNWR											② Voltage: B, MNWR=B-V <sub>9</sub>	-16	0	16	mV
	B-Y	MNWB											⑦ Voltage: C, MNWB=C-V <sub>7</sub>	-14	0	14	mV
Yellow	Y	MNYY	5	5	0	5	0	0	5	5	0	0	① Voltage: A, MNYY=A-V <sub>I</sub>	472	525	578	mV
	R-Y	MNYR											② Voltage: B, MNYR=B-V <sub>9</sub>	-53	-33	-13	mV
	B-Y	MNYB											⑦ Voltage: C, MPYB=C-V <sub>7</sub>	127	146	165	mV
Cyanoge	Y	MNCY	0	5	5	5	0	0	5	5	0	0	① Voltage: A, MNCY=A-V <sub>I</sub>	409	455	501	mV
	R-Y	MNCR											② Voltage: B, MNCR=B-V <sub>9</sub>	186	209	232	mV
	B-Y	MNCB											⑦ Voltage: C, MNCB=C-V <sub>7</sub>	-72	-50	-28	mV
Green	Y	MNGY	0	5	0	5	0	0	5	5	0	0	① Voltage: A, MNGY=A-V <sub>I</sub>	252	280	308	mV
	R-Y	MNGR											② Voltage: B, MNGR=B-V <sub>9</sub>	155	176	197	mV
	B-Y	MNGB											⑦ Voltage: C, MNGB=C-V <sub>7</sub>	77	97	117	mV
Mazenta	Y	MNMY	5	0	5	5	0	0	5	5	0	0	② Voltage: A, MNMY=A-V <sub>I</sub>	378	420	462	mV
	R-Y	MNMR											② Voltage: B, MNMR=B-V <sub>9</sub>	-197	-176	-155	mV
	B-Y	MNMB											⑦ Voltage: C, MNMB=C-V <sub>7</sub>	-117	-97	-77	mV
Red	Y	MNRY	5	0	0	5	0	0	5	5	0	0	① Voltage: A, MNRY=A-V <sub>I</sub>	220	245	270	mV
	R-Y	MNRR											② Voltage: B, MNRR=B-V <sub>9</sub>	-232	-209	-186	mV
	B-Y	MNRB											⑦ Voltage: C, MNRB=C-V <sub>7</sub>	28	50	72	mV
Blue	Y	MNBY	0	0	5	5	0	0	5	5	0	0	① Voltage: A, MNBY=A-V <sub>I</sub>	156	175	194	mV
	R-Y	MNBR											② Voltage: B, MNBR=B-V <sub>9</sub>	13	33	53	mV
	B-Y	MNBR											⑦ Voltage: C, MNBB=C-V <sub>7</sub>	-165	-146	-127	mV
Black	Y	MNPY	0	0	0	5	0	0	5	5	0	0	① Voltage: A, MNPY=A-V <sub>I</sub>	-20	0	20	mV
	R-Y	MNPR											② Voltage: B, MNPR=B-V <sub>9</sub>	-14	0	14	mV
	B-Y	MNPB											⑦ Voltage: C, MNPB=C-V <sub>7</sub>	-12	0	12	mV

## ■ TEST CIRCUIT



## ■ APPLICATION NOTES

### I/O Explanation

- Supply Voltage
 

V <sup>+</sup>	5V	②
GND		⑩
- Input Signals
 

Y	0.7 V <sub>P-P</sub>	⑪
R-Y	1.0 V <sub>P-P</sub>	⑧
B-Y	0.7 V <sub>P-P</sub>	⑥
- Output Signals
 

Y	0.7 V <sub>P-P</sub>	①
R-Y	1.0 V <sub>P-P</sub>	⑨
B-Y	0.7 V <sub>P-P</sub>	⑦



# ■ APPLICATION NOTES

## I/O Explanation

- Control Pin Low=0V, HIGH=5V

R<sup>③</sup>  
G<sup>④</sup>  
B<sup>⑤</sup> } Superimposed color adjustment

Clamp Pulse <sup>⑬</sup>  
Character Pulse <sup>⑭</sup>  
HBF Pulse <sup>⑮</sup>  
BLK Pulse <sup>⑯</sup> } Y, R-Y, B-Y signal process pulse input

C Inversion <sup>⑩</sup>  
Y Inversion <sup>⑪</sup> } Color difference, brightness inverting pin

NTS/PAL Switch <sup>⑫</sup>

- Adjusting Pin (Normally open → non adjustment)  
BF level <sup>⑬</sup> Burst flag insert level adjusting pin.  
Inversion set up correction <sup>⑭</sup> Y inversion signal level adjusting pin.

## 1. Input Signal

Superimposed color level shall be determined by the following standard signal level.

Y 0.7V<sub>P-P</sub>

R-Y 1.0V<sub>P-P</sub>

B-Y 0.7V<sub>P-P</sub>

The character output standard level on the specification shall be determined through calculation out of 75 % of superimposed color level.

(In order to avoid the clipping of the encoding signal, the character output level is determined to lower level)

- The character output level converting expression

The basic expression

$$E_R - E_Y = 0.70E_R - 0.59E_G - 0.11E_B$$

$$E_B - E_Y = -0.30E_R - 0.59E_G + 0.89E_B$$

$$E_Y = 0.30E_R + 0.59E_G + 0.11E_B$$

From standard level and practical input level, each color signal level imposed in R-Y, B-Y and Y signals are as in the following.

$$V_{R-Y} = 0.75 \times 1 [V_{P-P}] \times E_{R-Y} / 1.4$$

$$= 0.375E_R - 0.316E_G - 0.059E_B$$

$$V_{B-Y} = 0.75 \times 0.7 [V_{P-P}] \times E_{B-Y} / 1.78$$

$$= -0.088E_R - 0.174E_G + 0.263E_B$$

$$V_Y = 0.75 \times 0.7 [V_{P-P}] \times E_Y / 1$$

$$= 0.158E_R + 0.310E_G + 0.058E_B$$

(E<sub>R</sub>, E<sub>G</sub>, E<sub>B</sub> は, LOW 0, HIGH 1)

## 2. Clamp Pulse

During the interval of blanking, input the pulse through clamp pulse pin <sup>⑯</sup> the blanking level (0 level) of input signal (Y, R-Y, B-Y) is to be fixed at the bias point within the IC.

Note) The pulse width of clamp pulse shall be set more than 3 μs. (see figure 2)




Fig. 2 Clamp Pulse Width



## 3. Character Color Adjustment

Superimposed color adjustment of the character can be determined in eight different colors, by choosing R, G, B input levels.

(LOW 0V, HIGH 5V)

R	G	B	COLOR
5	5	5	White
5	5	0	Yellow
0	5	5	Cyan
0	5	0	Green
5	0	5	Magenta
5	0	0	Red
0	0	5	blue
0	0	0	Black

Character Color Selecting Code

## 4. Character Insertion

Pulse informations from outside character generator shall be given input at the character pulse pin ⑩. During the period of pulse process, the selected color level shall be inserted into each Y, R-Y, B-Y.

## 5. Burst Flag Insertion

Inputting burst period pulse at the HBF pin ⑫, the burst flag (150mV) can be inserted in the B-Y, R-Y signals. At the same time, by putting NTSC/PAL switch ⑭, the burst flag can be altered to NTSC or PAL system.

	NTSC/PAL SWITCH⑭	
	LOW 0V (PAL)	HIGH 5V (NTSC)
R-Y Signal	+150mV	non insertion
B-Y Signal	-150mV	-150mV

Burst Flag Inserting




Fig.3 Burst Flag Inserting Example

#### 6. C Inversion

The color phase of the picture shall be inverted for one hundred and eighty degrees setting C inversion pin ⑩. It is applied that the reference signal (burst flag) shall be inverted into one hundred and eighty degrees at the time of de-coding.

Superimposed character color do not change at the picture inversion.

	C INVERSION PIN ⑩	
	LOW 0V	HIGH 5V
Burst	Non Inversion	Inversion

C Inversion Form

#### 7. Y Inversion

The brightness of the picture shall be inverted by setting Y inversion pin ⑨. It is that Y signal shall be inverted by the inverter, and then blanking period signal shall be adjusted to the black level with blanking pulse.




Figure 4. Y Inversion Output Example

	Y INVERSION PIN ⑨	
	LOW 0V	HIGH 5V
Y output	Non inversion	Inversion

Y Inversion Form

#### 8. Adjusting pin

##### (1) BF Level Pin ⑬


It is the burst flag minor adjusting pin. The burst level shall be adjusted at the open voltage, 0.3V level adjustment. Therefore, the most recommended on operation with the open condition, as it has been controlled at 135 to 165 mV (burst level) on specification.

##### (2) Inversion Set Up Correction Pin ⑭


It is the minor adjusting pin of Y inversion signal level. The inverting black level shall be adjusted at the open voltage, 1.8 V level adjustment. Therefore, the most recommended on operation with the open condition, as it has been controlled with 0.59 to 0.77 V (inverting black level) on specification.

## 9. Pulse Timing

The pulse input timing should be proceeded as in the following.



## ■ TYPICAL APPLICATION



## SYNCHRONOUS SEPARATOR WITH AFC

## ■ GENERAL DESCRIPTION

NJM2257 executes Horizontal and Vertical synchronous signal separation, and odd/even field signal detection, from composite video signals.

Built-in 1/2 fH Killer Function circuit can make stabilization of the Horizontal signal oscillation output during the Vertical period.


## ■ FEATURES

- Operating Voltage (+4.5~+5.3V)
- Internal AFC circuit (Horizontal sync. signal.)
- Internal 1/2fH Killer Function
- AFC output Pulse Delay time is Adjustable
- Vertical synchronous pulse width is Adjustable
- Internal Field Discriminator Function
- Package Outline DIP16, DMP16
- Bipolar Technology


## ■ APPLICATION

- VTR, TV, AV components etc.


## ■ BLOCK DIAGRAM



## ■ PACKAGE OUTLINE



NJM22570



NJM2257M

## ■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)


PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V*	+7	V
Power Dissipation	P <sub>D</sub>	(DIP16) 500 (DMP16) 350	mW mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C

## ■ ELECTRICAL CHARACTERISTICS

(V<sub>cc</sub>=5V, Ta=25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Quiescent Current	I <sub>Q</sub>		—	23.0	30.0	mA
AFC Free Run Frequency	f <sub>OH</sub>		15.54	15.74	15.94	KHz
AFC HD pulse width	T <sub>AHW1</sub>	SW=a	3.5	4.0	4.5	μS
	T <sub>AHW2</sub>	SW=b	2.5	4.0	5.5	
AFC HD Delet Time	T <sub>AHD</sub>		-1.0	0.5	2.0	μS
AFC Lock Range	Δf <sub>HL</sub>		500	700	—	Hz
AFC Cap Charange	Δf <sub>HP</sub>		400	600	—	Hz
AFC Output Voltage	H	V <sub>HAH</sub>	4.0	4.2	—	V
	L	V <sub>HAL</sub>	—	0	0.1	
Sync Sepa Sync. Separation Level	V <sub>HSR</sub>		—	0.16	0.18	V
Sync Sepa Delay Time	T <sub>HCD</sub>		0.05	0.20	0.35	μS
Sync Sepa Output Voltage	H	V <sub>HCH</sub>	4.0	4.2	—	V
	L	V <sub>HCL</sub>	—	0	0.1	
HD Output Palth Width	T <sub>HPW</sub>		4.0	5.5	7.0	μS
HD Output Delay Time	T <sub>HPD</sub>		0.35	0.6	0.8	μS
HD Output Voltage	H	V <sub>HGH</sub>	4.0	4.2	—	V
	L	V <sub>HGL</sub>	—	0	0.1	
V Sync Palth Width	T <sub>VW</sub>		170	190	210	μS
V Sync Delay Time	T <sub>VD</sub>		7.0	10.0	13.0	μS
V Sync Output Voltage	H	T <sub>VH</sub>	4.0	4.2	—	V
	L	V <sub>VL</sub>	—	0	0.1	
Field Distinction Delay Time	odd	T <sub>FOD</sub>	246	256	266	μS
	even	T <sub>FED</sub>	216	226	236	
Field Distinction Output Voltage	odd	V <sub>FOR</sub>	4.0	4.2	—	V
	even	V <sub>FER</sub>	—	0	0.1	

## ■ APPLICATION CIRCUIT



## ■ APPLICATION NOTES

It shows the characteristics by changing of the following resistor.

- The resistance between 9 Pin and GND  
High resistance—AFC HD pulse is wide  
Low resistance—AFC HD pulse is narrow
- The resistor between 9 Pin and V<sup>+</sup>  
At the resistor is 100Ω. AFC HD Delay adjustment is off, and AFC HD output width is 4μs (typ.)
- The resistor between 9 Pin and GND is fundamentally 14.2 kΩ, because the purpose of this resistor is pulse width adjusts 4μs
- The resistor between 10 Pin and GND  
High resistance—AFC HD Delay time gains  
Low resistance—AFC HD Delay time loses
- The resistor between 13 Pin and GND  
High resistance—Vsynk pulse is wide  
Low resistance—Vsynk pulse is narrow
- The resistor joined 2 Pin  
Please adjust the wide of following W is from 33 μs to 37 μs










Fig 1 I/O PULSE









■ TERMINAL EXPLANATION






PIN NO.	PIN NAME	FUNCTION	INSIDE EQUIVALENT CIRCUIT
1	VIDEO-IN	Composit Video Signal Input	
2	MM-HT	HD & FD puse are Controlled by setling mono multi	
3	HD-OUT	1/2 f <sub>H</sub> Killer D Output	
4	VCO-OUT	VCO Output is to be given to Ceramic Oscillator	
5	VCO-FILTER 1	Decide the Volume to be transfered shall by decided of Ceramic Oscittator. (90°late)	



## ■ TERMINAL EXPLANATION

PIN NO.	PIN NAME	FUNCTION	INSIDE EQUIVALENT CIRCUIT
6	VCO-FILTER 2	Decide the Volume to be transferred shall by decided of Ceramic Oscittator. (90°late)	
7	L.P.F	L.P.F. of AFC	
8	V+	Supply Voltage	
9	VR-1	AFC-HD Output Can be adjusted by putting resistor between 9~GND (9 to V <sub>CC</sub> no adjustment). The pulse width can be adjusted by making changeable of resister (Adjusting mode)	
10	VR-2	AFC-HD Output delay adjustment by putting 10 pin resister changeabl at 9 pin adjustment mode.	
11	GND	G raund	

■ TERMINAL EXPLANATION

PIN NO.	PIN NAME	FUNCTION	INSIDE EQUIVALENT CIRCUIT
12	AFC, HD-OUT	AFC·HD Output	
13	MM-VT	Pulse Width of Vsync-OUT is adjusted by setting mono multi time constant.	
14	Vsync-OUT	Vertical Synchronous Signal Output.	
15	FD-OUT discrimination	Field Distinction Signal Output.	
16	Csync-OUT	Synchronous Separation Output	

## PIN FUNCTION


PIN NO	FUNCTION BLOCK	OPERATIONAL DESCRIPTION	NDTE
① Pin	Signal Input	Video Signal input	Sync tip clump
② Pin	HD pulse control	HD pulse and FD pulse control by time constant of CR	
③ Pin	HD pulse output	1/2 $f_H$ killer HD pulse output	In a period of vertical synchronizing, a $f_H$ is converted to $f_H$
④ Pin	AFC Oscillation	Oscillation of 503KHz by a ceramic oscillator, and divided by 32 to get down to 15.74KHz	
⑤ Pin			
⑥ Pin			
⑦ Pin	AFC control	Lag Lead filter for phase detection	
⑧ Pin	V <sub>CC</sub>	V <sub>CC</sub>	
⑨ Pin	AFC HD output Switch (AFC HD pulse width adjustment)	The case that R is connected between 9pin and V <sub>CC</sub> ...Fixed output The case that R is connected between 9pin and GND...Adjustable AFC HD Delay Mode	high Resistance → Wide pulse width Low Resistance → Narrow pulse width
⑩ Pin	AFC HD Delay adjustment	The case that R is connected between 9pin and GND...Adjustable AFC HD Delay output	High REsistance → Low Resistance →
⑪ Pin	GND	GND	
⑫ Pin	AFC HD output	AFC HD pulse output	Positive polarity
⑬ Pin	VD pulse width adjustment	VD pulse width control by time constant of CR	
⑭ Pin	VD output	Vertical synchronizing signal output	Positive polarity
⑮ Pin	FD output	Field discriminating signal output	odd field → High Output even field → Low Output
⑯ Pin	C Sync. output	Composite Sync Signal output	Positive polarity

## VIDEO EQUALIZER

## ■ GENERAL DESCRIPTION

NJM2258 is the IC functioning the gain high pass correction, as well as for equalizing function of wave distortion correction, generated by bright signal of group delay feature like low band filter. It has internalizing REC line, one circuit, and then the playback line 2 circuit.

## ■ PACKAGE OUTLINE



NJM2258L


## ■ FEATURES

- 5V Spec, (Recommended Operating Voltage Range)
- Wide Band Width, 10MHz
- REC/PLAYBACK Change over function attached
- Package Outline SDIP22
- Bipolar Technology

## ■ Application

- VCR (S-VHS compatible)
- Video Camera
- Laser Disc

## ■ BLOCK DIAGRAM



## ■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V <sup>+</sup>	7	V
Power Dissipation	P <sub>D</sub>	700	mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C

## ■ ELECTRICAL CHARACTERISTICS

(V<sup>+</sup>=5V, Ta=25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Current	I <sub>p</sub>	No Signal		26	34	mA

### HB-REC

Phase Positive Gain	G <sub>af</sub>	f <sub>IN</sub> =100KHz 19PINOUT	-1	0	+1	dB
Phase Negative Gain	G <sub>ar</sub>	f <sub>IN</sub> =100KHz 20PINOUT	-6.4	-5.4	-4.4	dB
19pin Impedance	AT19	f <sub>IN</sub> =100KHz	-7.0	-6.0	-5.0	dB
Output Gain LOW	G <sub>al</sub>	f <sub>IN</sub> =100kHz	-1	0	+1	dB
Output Gain HIGH	G <sub>ah</sub>	f <sub>IN</sub> =5MEGHz	-1	0	+1	dB
Output Gain f Feature	ΔG <sub>a</sub>	G <sub>ah</sub> -G <sub>al</sub>	-1	0	+1	dB
Output Secondary Distortion	DA2	f <sub>IN</sub> =5MEG v <sub>IN</sub> =1.0V <sub>pp</sub>		-40	-30	dB
Output the third Distortion	DA3	f <sub>IN</sub> =5MEG v <sub>IN</sub> =1.0V <sub>pp</sub>		-36	-30	dB

### HB-PB

Positiv Phase Gain	G <sub>bf</sub>	f <sub>IN</sub> =100KHz 16PINOUT	-1	0	+1	dB
Negative Phase Gain	G <sub>br</sub>	f <sub>IN</sub> =100KHz 17PINOUT	-0.2	0.8	1.8	dB
16 Impedance	AT16	f <sub>IN</sub> =100KHz	-7.0	-6.0	-5.0	dB
Output Gain	G <sub>ca</sub>	f <sub>IN</sub> =100KHz	-6.1	-5.0	-4.0	dB
15-14 Impedance	ΔG <sub>c</sub>	15PIN-14PIN=1.7KΩ	4.5	5.5	6.5	dB
Output Gain LOW	G <sub>cbi</sub>	f <sub>IN</sub> =100KHz	-1	0	+1	dB
Output Gain HIGH	G <sub>cbh</sub>	f <sub>IN</sub> =5MEGHz	2	3	4	dB
Output Gain f Feature	ΔG <sub>b</sub>	G <sub>cbh</sub> -G <sub>cbi</sub>	2	3	4	dB
Output Secondary Distortion	DC2	f <sub>IN</sub> =5MEG v <sub>IN</sub> =1.0V <sub>pp</sub>		-30	-25	dB
Output the third Distortion	DC3	f <sub>IN</sub> =5MEG v <sub>IN</sub> =1.0V <sub>pp</sub>		-27	-22	dB

### LB-PB

Positive Phase Gain	D <sub>df</sub>	f <sub>IN</sub> =100KHz 6PINOUT	-1	0	+1	dB
Negative Phase Gain	G <sub>dr</sub>	f <sub>IN</sub> =100KHz 5PINOUT	-0.2	0.8	1.8	Db
6 Impedance	AT6	f <sub>IN</sub> =100KHz	-7.0	-6.0	-5.0	dB
Output Gain	G <sub>da</sub>	f <sub>IN</sub> =100KHz	-6.1	-5.1	-4.1	dB
7-8 Impedance	ΔG <sub>d</sub>	7PIN-8PIN=1.7KΩ	4.5	5.5	6.5	dB
Output Gain LOW	G <sub>ebi</sub>	f <sub>IN</sub> =100KHz		+1	0	dB
Output Gain HIGH	G <sub>ebh</sub>	f <sub>IN</sub> =5MEGHz	-1	0	+1	dB
Output Gain f Feature	ΔG <sub>e</sub>	G <sub>ebh</sub> -G <sub>ebi</sub>	-1	0	+1	dB
Output Secondary Distortion	DE2	f <sub>IN</sub> =5MEG v <sub>IN</sub> =1.0V <sub>pp</sub>		-35	-28	dB
Output the third Distortion	DE3	f <sub>IN</sub> =5MEG v <sub>IN</sub> =1.0V <sub>pp</sub>		-36	-30	dB

■ TERMINAL FUNCTION


PIN	PIN NAME	SYMBOL	FUNCTION
1	HB-REC/PB OUT	VOUT1	HB type (S-VHS) Correction Output Pin
2	GND	GND	Ground
3	LB-PB IN	VIN2	LB type, (VHS) play-back signal Input Pin
4	HB-REC/PB Change over	PB REC	HB type, Change-over output of REC signal or Play-back signal High makes play-back signal output, and low makes REC signal output.
5	LB-PB Phase Correction Pin 1	LPC1	Connecting Capacitor between Pin 5~6, which helps to give feature of correcting the group delay.
6	LB-PB Phase Correction Pin 2	LPC2	Connecting Capacitor between Pin 5~6, which helps to give feature of correcting the group delay.
7	LB-PB Gain Correction Pin 1	LGC1	Setting up Gain by eonnecting resistor between Pin 7~8.
8	LB-PB Gain Correction Pin 2	LGC2	Setting up Gain by eonnecting resistor between Pin 7~8.
9	LB-PB Gain Correction Pin 3	LP	Connecting L-C parallel resonance between pin 9~GND, helps to give High band keeping, and if not required of keeping connect to GND.
10	LB-PB OUT	VOUT2	LB type Output pin
11	N.C		N.C pin
12	N.C		N.C pin
13	LB-PB Gain Correction Pin 3	HP	Connecting L-C parallel resonance between pin 13~GND, helps to give High band keeping, and if not required of keeping connect to GND.
14	LB-PB Gain Correction Pin 2	HPG1	Setting up Gain by eonnecting resistor between Pin 14~15.
15	LB-PB Gain Correction Pin 1	HPG2	Setting up Gain by eonnecting resistor between Pin 14~15.
16	LB-PB Phase Correction Pin 2	HPC1	Connecting Capacitor between Pin 16~17, which helps to give feature of correcting the group delay.
17	LB-PB Phase Correction Pin 1	HPC2	Connecting Capacitor between Pin 16~17, which helps give feature of correcting the group delay.
18	N.C		N.C pin
19	LB-PB Phase Correction Pin 2	HRC1	Connecting Capacitor between Pin 19~20, which helps to give feature of correcting the group delay.
20	LB-PB Phase Correction Pin 1	HRC2	Connecting Capacitor between Pin 19~20, which helps to give feature of correcting the group delay.
21	V <sup>+</sup>	V <sub>CC</sub>	Voltage Source.
22	HB-REC/PB IN		HB type Input pin.

## ■ TEST CONDITION

PARAMETER	SW-CONDITION													TEST PIN	TEST CONDITION
	1	2	3	4	5	6	7	8	9	10	11	12	13		
I <sub>p</sub>	a	a	b	b	b	a	b	b	b	b	b	b	a		
GAf	b													V19	f=100kHz, V=0.5V <sub>PP</sub>
GAr													b	V20	f=100kHz, V=0.5V <sub>PP</sub>
AT19											a		a	V19	f=100kHz, V=0.5V <sub>PP</sub>
Gal											b	a		VOUT1	f=100kHz, V=0.5V <sub>PP</sub>
Gah											b	a		VOUT1	f=5MHz, V=0.5V <sub>PP</sub>
DA2												c		VOUT1	f=5MHz, V=1.0V <sub>PP</sub>
DA3												c		VOUT1	f=5MHz, V=1.0V <sub>PP</sub>
Gbf														V16	f=100kHz, V=0.5V <sub>PP</sub>
Gbr														V17	f=100kHz, V=0.5V <sub>PP</sub>
AT16											a			V16	f=100kHz, V=0.5V <sub>PP</sub>
Gca	a									a	b			VOUT1	f=100kHz, V=0.5V <sub>PP</sub>
△Gca							a	a						VOUT1	f=100kHz, V=0.5V <sub>PP</sub>
Gcb1					a		c	c						VOUT1	f=100kHz, V=0.5V <sub>PP</sub>
Gcbh					a		c	c						VOUT1	f=5MHz, V=0.5V <sub>PP</sub>
DC2					b		c	c	c					VOUT1	f=5MHz, V=1.0V <sub>PP</sub>
DC3					b		c	c	c					VOUT1	f=5MHz, V=1.0V <sub>PP</sub>
Gdf	a										b	a		V6	f=100kHz, V=0.5V <sub>PP</sub>
Gdr														V5	f=100kHz, V=0.5V <sub>PP</sub>
AT6		b												V6	f=100kHz, V=0.5V <sub>PP</sub>
Gda		a												VOUT2	f=100kHz, V=0.5V <sub>PP</sub>
△Gd			a	a										VOUT2	f=100kHz, V=0.5V <sub>PP</sub>
Geb1			c	c										VOUT2	f=100kHz, V=0.5V <sub>PP</sub>
Gebh			c	c										VOUT2	f=5MHz, V=0.5V <sub>PP</sub>
DE2			c	c										VOUT2	f=5MHz, V=1.0V <sub>PP</sub>
DE3			c	c										VOUT2	f=5MHz, V=1.0V <sub>PP</sub>




## ■ TEST CIRCUIT






## APPLICATION CIRCUIT



## ■ GENERAL DESCRIPTION

Its impose voltage is set up white level and black level but You can fix its impose voltage.

## ■ PACKAGE OUTLINE



NJM2262M


## ■ FEATURES

- Operating Voltage (4.5V ~ 5.5V)
- Low Operating Current : 5V movement ( $I_{CC}=8mA$ )
- Internal Video SW
- Internal Clamp circuit and Bias circuit
- Impose voltage is step up white level and black level but you can fix is impose voltage.
- Package Outline DMP16
- Bipolar Technology

## ■ APPLICATION

- VTR Camera, VTR, TV etc.

### ■ BLOCK DIAGRAM



NJM2262M

## ■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V <sup>+</sup>	+7	V
Power Dissipation	P <sub>D</sub>	300	mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C

## ■ ELECTRICAL CHARACTERISTICS

(V<sup>+</sup>=5V, V<sub>in</sub>=1V, Ta=25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Current	I <sub>CC</sub>	No signal	—	8.0	12.0	mA
Y Voltage Gain	G <sub>VY</sub>	1MHz, 1V <sub>p-p</sub> Sine Wave	-0.7	-0.2	+0.3	dB
C Voltage Gain	G <sub>VE</sub>	1MHz, 1V <sub>p-p</sub> Sine Wave	-0.8	-0.3	+0.2	dB
Y Frequency Characteristics	G <sub>fy</sub>	V <sub>O</sub> (7MHz)/V <sub>O</sub> (1MHz)	-1.0	0	+1.0	dB
C Frequency Characteristics	G <sub>fc</sub>	V <sub>O</sub> (7MHz)/V <sub>O</sub> (1MHz)	-1.0	0	+1.0	dB
Differential Gain	DG	Stepped	—	—	3.0	%
Differential Phase	DP	Stepped	—	—	3.0	deg
Output offset Voltage	V <sub>OS</sub>		-15.0	0	+15.0	mV
Y Cross-Talk	CT <sub>y</sub>	4.43MHz V <sub>O</sub> /V <sub>i</sub>	—	-60.0	-50.0	dB
C-Y Cross-Talk	CT <sub>cy</sub>	4.43MHz V <sub>O</sub> /V <sub>i</sub>	—	-60.0	-50.0	dB
Y-C Cross-Talk	CT <sub>yc</sub>	4.43MHz V <sub>O</sub> /V <sub>i</sub>	—	-60.0	-50.0	dB
Input Impedance 1	R <sub>i1</sub>	V <sub>in1</sub> , V <sub>in2</sub>	10.0	—	—	kΩ
Input Impedance 2	R <sub>i2</sub>	C <sub>in</sub>	—	15.0	—	kΩ
Output Impedance	R <sub>O</sub>		—	20.0	—	ΩV
Charact-LEVEL 1	V <sub>M1</sub>		607	643	679	mV
Charact-LEVEL 2	V <sub>M2</sub>		607	643	679	mV
Y Gate Level	V <sub>gy</sub>	From Crump Level	0	35.7	71.4	mV
C Gate Level	V <sub>GC</sub>	From Bias Level	-10.0	0	10.0	
Threshold Voltage 1	V <sub>th1</sub>	SW1 (ON LEVEL) (OFF LEVEL)	2.5	—	—	V
Threshold Voltage 2	V <sub>th2</sub>	SW2 (ON LEVEL) (OFF LEVEL)	2.5	—	—	V
Threshold Voltage 3	V <sub>th3</sub>	SW3 (ON LEVEL) (OFF LEVEL)	3.0	—	—	V
Threshold Voltage 4	V <sub>th4</sub>	SW4 (ON LEVEL) (OFF LEVEL)	3.0	—	—	V
Threshold Voltage 5	V <sub>th5</sub>	SW5 (ON LEVEL) (OFF LEVEL)	2.5	—	—	V
Threshold Voltage 6	V <sub>th6</sub>	SW6 (ON LEVEL) (OFF LEVEL)	2.5	—	—	V
Threshold Voltage 7	V <sub>th7</sub>	SW7 (ON LEVEL) (OFF LEVEL)	2.5	—	—	V

(note 1) Next two cross-talk (One side 0Ω termination)

① V<sub>in1</sub>→V<sub>in2</sub> ② V<sub>in2</sub>→V<sub>in1</sub>

(note 2) Next two cross-talk (One side 0Ω termination)

① C<sub>in</sub>→V<sub>in1</sub> ② C<sub>in</sub>→V<sub>in2</sub>


(note 3) Next two cross-talk (One side 0Ω termination)

① V<sub>in1</sub>→C<sub>in</sub> ② V<sub>in2</sub>→C<sub>in</sub>






(note 4) White Level

(note 5) Black Level

■ TEST CIRCUIT



## ■ TERMINAL FUNCTION

PIN NO.	PIN NAME	FUNCTION	EQUIVALENT CIRCUIT
1	Charact-Level 2	Input terminal of the DC Voltage or the signal in the super imposing condition. In opening condition, presetted in voltage level of 90IRE (White Level) at 1 V <sub>P-P</sub> video signal.	
2	V <sub>OUT</sub>	Output terminal of Y signal	
3	GND	GND	
4	C <sub>IN</sub>	Input terminal (Bias Input) of gate switch for C signal.	
5	Chroma-SW	Control Terminal of C-SW. Lo   Signal Output Hi   Bias Voltage Output	

■ TERMINAL FUNCTION

PIN NO	PIN NAME	FUNCTION	EQUIVALENT CIRCUIT
6	Cout	Output terminal of C-SW.	
7	SW 3	ON/OFF control terminal of character signal inputted from 9 pin <div style="display: flex; justify-content: space-between; border-top: 1px solid black; padding-top: 2px;"> <span>Lo</span> <span>Character Signal Through</span> </div> <div style="display: flex; justify-content: space-between; border-top: 1px solid black; padding-top: 2px;"> <span>Hi</span> <span>Character Signal OFF</span> </div>	
8	Charact-IN 2	Terminal to input character signal for super impose.	
9	Charact-IN 1	Terminal to input character signal for super impose.	
10	Vcc	V <sub>cc</sub> =5V	


## ■ TERMINAL FUNCTION

PIN NO.	PIN NAME	FUNCTION	EQUIVALENT CIRCUIT						
11	SW 2	Terminal to input charactor signal for super impose. Voltage for impose is presetted internally, at the voltage level 5IRE (Black Level)with 1V <sub>p-p</sub> video signal.							
12	V <sub>in</sub> 2	Input terminal of Y signal(1V <sub>p-p</sub> ). Clamp circuit is internalized and clamp voltage is about 2.15V. (Oscillation might occur when higher impedance source. So, please control source impedance under 3.5Ω.)							
13	SW 1	Contorol terminal for input signal switch of Y signal. <table><tr><td></td><td>Output</td></tr><tr><td>L<sub>0</sub></td><td>V<sub>in</sub> 1</td></tr><tr><td>H<sub>i</sub></td><td>V<sub>in</sub> 2</td></tr></table>		Output	L <sub>0</sub>	V <sub>in</sub> 1	H <sub>i</sub>	V <sub>in</sub> 2	
	Output								
L <sub>0</sub>	V <sub>in</sub> 1								
H <sub>i</sub>	V <sub>in</sub> 2								
14	V <sub>i</sub> 1	Input terminal of Y signal (1V <sub>p-p</sub> ). Clamp circuit is internalized and clamp voltage is about 2.15V. (Oscillation migh occire when higher impedance source. So, please control source impedance under 3.5kΩ.)							
15	SW 4	ON/OFF control terminal of charactor signal inputted from 8 pin. <table><tr><td>L<sub>0</sub></td><td>Charactor Through</td></tr><tr><td>H<sub>i</sub></td><td>Charactor Signal OFF</td></tr></table>	L <sub>0</sub>	Charactor Through	H <sub>i</sub>	Charactor Signal OFF			
L <sub>0</sub>	Charactor Through								
H <sub>i</sub>	Charactor Signal OFF								
16	Charact-Level 1								

■ TYPICAL CHARACTERISTICS


Operating Current vs. Operating Voltage

( $T_a = 25^\circ\text{C}$ )




Y-Input, Output DC Voltage vs. Operating Voltage

( $T_a = 25^\circ\text{C}$ )




C-Input, Output DC Voltage vs. Operating Voltage



Y-Voltage Gain vs. Operating Voltage


( $T_a = 25^\circ\text{C}$ ,  $R_L = 5\text{k}\Omega$ ,  $V_{in} = 1\text{V}_{p-p}$ ,  $1\text{MHz}$ )






## TYPICAL CHARACTERISTICS


Y-Input, Output DC Voltage vs. Ambient Temperature




C-Input, Output DC Voltage vs. Ambient Temperature



Input DC Voltage vs. Ambient Temperature




Voltage Gain vs. Load



■ TYPICAL CHARACTERISTICS


**C-Voltage Gain vs. Operating Voltage**

( $T_a = 25^\circ\text{C}$ ,  $R_L = 5\text{k}\Omega$ ,  $V_{in} = 1\text{V}_{p-p}$ ,  $1\text{MHz}$ )




**Differential Gain vs. Operating Voltage**

( $T_a = 25^\circ\text{C}$ ,  $V_{in} = 1\text{V}_{p-p}$  Normal Stea Case Pulse  $R_L = 5\text{k}\Omega$ )




**Input DC Voltage vs. Operating Voltage**

( $T_a = 25^\circ\text{C}$ )




**Differential Phase vs. Operating Voltage**

( $T_a = 25^\circ\text{C}$ ,  $V_{in} = 1\text{V}_{p-p}$  Normal Stea Case Pulse  $R_L = 5\text{k}\Omega$ )



**Operating Current vs. Ambient Temperature**



## 3-INPUT VIDEO SUPER IMPOSER WITH 75Ω DRIVER

## ■ GENERAL DESCRIPTION

NJM2263 is 3-input, 1-output video switch with 75Ω driver circuit.

Two input are provided with sink chip clamp function, which adjust the DC level of video signal.

The other input of transistor open base can make control of luminance signal.

This video switch can be connected to TV monitor directly, as it has 75Ω driver circuit internally. NJM2263 is a high performance video switch with 10MHz frequency range and 70dB (at 4.43MHz) crosstalk, which is operated with 5V supply voltage.


## ■ FEATURES

- Wide Operating Voltage (4.75~13V)
- 3 Input, 1 - Output
- Internal 75Ω Driver Circuit
- Internal Sink Chip Clamp Function ( $V_{in1}$ ,  $V_{in2}$ )
- Internal luminance Signal Control Function ( $V_{in3}$ )
- Crosstalk 70dB(at 4.43MHz)
- Wide Operating Frequency Range 10MHz(2V<sub>P-P</sub> input)
- Package Outline DIP8, DMP8, SIP8
- Bipolar Technology

## ■ APPLICATIONS

- VCR, Video Camera, AV-TV, Video Disc Player.

## ■ BLOCK DIAGRAM




## ■ PACKAGE OUTLINE



NJM2263D



NJM 2263 M



NJM 2263L

■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V*	15	V
Power Dissipation	P <sub>d</sub>	(DIP8) 500	mW
		(DMP8) 300	mW
		(SIP8) 800	mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C

■ ELECTRICAL CHARACTERISTICS

(V\*=5V, Ta=25±2°C)

PARAMETERS	SYMBOLS	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Recommended Supply Voltage	V*		4.75	—	13.0	V
Operating Current	I <sub>CC</sub>	S1=S2=S3=S4=S5=2	—	16.5	23.0	mA
Voltage Gain	G <sub>v</sub>	V <sub>in</sub> =2.0V <sub>P-P</sub> , 100kHz V <sub>o</sub> /V <sub>i</sub>	-0.8	-0.3	+0.2	dB
Frequency Characteristics	G <sub>f</sub>	V <sub>in</sub> =2.0V <sub>P-P</sub> , V <sub>o</sub> (10MHz)/V <sub>o</sub> (100kHz)	-1.0	0	+1.0	dB
Differential Gain	DG	V <sub>in</sub> =2.0V <sub>P-P</sub> , Staircase, R <sub>L</sub> =150Ω	—	0.3	—	%
Differential Phase	DP	V <sub>in</sub> =2.0V <sub>P-P</sub> , Staircase, R <sub>L</sub> =150Ω	—	0.3	—	deg
Output Offset Voltage	V <sub>OS</sub>	S1=S2=S3=2, S4=2 → 1	-30	0	+30	mV
Crosstalk	CT	V <sub>i</sub> =2.0V <sub>P-P</sub> , 4.43MHz V <sub>o</sub> /V <sub>i</sub>	—	-70	—	dB
Switch change Voltage	V <sub>CH</sub> V <sub>CL</sub>	V <sub>in3</sub> Biased (note 2)	2.4	—	—	dB
		Switch High Level Voltage	—	—	—	—
		Switch Low Level Voltage	—	—	0.8	V

Note 1) Unless otherwise specified, tested with the following conditions.

a) S1=1 S2=S3=S4=S5=2 b) S2=S4=1, S1=S3=S5=2 c) S3=S5=1, S1=S2=1, S4=1 or 2

Note 2) Tested with the following conditions.

a) S1=S4=1, S2=S3=2, S5=1 and 2 b) S2=1, S1=S3=S4=2, S5=1 and 2 c) S3=1, S1=S2=S5=2, S4=1 and 2

Note 3) The Clamp Input Voltage of Vin 1 and Vin 2 is approximately, (2×V\*)/5.(In case of V\*=5V, about 20V)

■ SWITCH CONTROL SIGNAL-OUTPUT SIGNAL








SW 1	SW 2	OUTPUT SIGNAL
L	L	V <sub>in1</sub>
H	L	V <sub>in2</sub>
L/H	H	V <sub>in3</sub>

## ■ TEST CIRCUIT



$r \approx 75\Omega$   
 $C \approx 68\text{pF}$

■ EQUIVALENT CIRCUIT

PIN NO.	PIN FUNCTION	INSIDE EQUIVALENT CIRCUIT	PIN NO.	PIN FUNCTION	INSIDE EQUIVALENT CIRCUIT
1	V <sub>IN 1</sub>		5	V <sub>IN 3</sub>	
2	SW 1		6	V <sup>+</sup>	
3	V <sub>IN 2</sub>		7	V <sub>OUT</sub>	
4	SW 2		8	GND	


## 3-INPUT VIDEO SUPER IMPOSER WITH 75Ω DRIVER

## ■ GENERAL DESCRIPTION

NJM2264 is 3-input, 1-output video switch with 75Ω driver circuit. One input is provided with sink chip clamp function, which adjusts the DC level of video signal. The other two inputs of transistor open base can make control of luminance signal. This video switch can be connected to TV monitor directly, as it has 75Ω driver circuit internally.

NJM2264 is a high performance video switch which is operated with 5V supply voltage.


## ■ PACKAGE OUTLINE



NJM2264D



NJM2264M



NJM2264L


## ■ FEATURES

- Wide Operating Voltage (4.75~13V)
- 3 Input, 1 - Output
- Internal 75Ω Driver Circuit
- Internal Sink Chip Clamp Function ( $V_{IN1}$ )
- Internal Luminance Signal Control Function ( $V_{IN2}$ ,  $V_{IN3}$ )
- Crosstalk 70dB(at 4.43MHz)
- Wide Operating Frequency Range 10MHz(2V<sub>P-P</sub> input)
- Package Outline DIP8, DMP8, SIP8
- Bipolar Technology

## ■ APPLICATIONS

- VCR, Video Camera, AV-TV, Video Disc Player.

## ■ BLOCK DIAGRAM

NJM2264D  
NJM2264M

■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V <sup>+</sup>	15	V
Power Dissipation	P <sub>D</sub>	(DIP8) 500	mW
		(DMP8) 300	mW
		(SIP8) 800	mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C

■ ELECTRICAL CHARACTERISTICS

(V<sup>+</sup>=5V, Ta=25°C±2°C)

PARAMETERS	SYMBOLS	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Recommended Supply Voltage	V <sup>+</sup>		4.75	—	13.0	V
Operating Current	I <sub>CC</sub>	S1=S2=S3=S4=S5=2	—	16.5	23.0	mA
Voltage Gain	G <sub>V</sub>	V <sub>IN</sub> =2.0V <sub>P-P</sub> , 100kHz, V <sub>O</sub> /V <sub>I</sub>	-0.8	-0.3	+0.2	dB
Frequency Characteristics	G <sub>f</sub>	V <sub>IN</sub> =2.0V <sub>P-P</sub> , V <sub>O</sub> (10MHz)/V <sub>O</sub> (100kHz)	-1.0	0	+1.0	dB
Differential Gain	DG	V <sub>IN</sub> =2.0V <sub>P-P</sub> Staircase, R <sub>L</sub> =150Ω	—	0.3	—	%
Differential Phase	DP	V <sub>IN</sub> =2.0V <sub>P-P</sub> Staircase, R <sub>L</sub> =150Ω	—	0.3	—	deg
Crosstalk	CT	V <sub>I</sub> =2.0V <sub>P-P</sub> , 4.43MHz	—	—	—	dB
		V <sub>O</sub> /V <sub>I</sub>	—	-70	—	dB
Switch Change Voltage	V <sub>CH</sub>	V <sub>IN2</sub> V <sub>IN3</sub> Biased (Note 2) Switch High Level Voltage	2.4	—	—	V
	V <sub>CL</sub>	Switch Low Level Voltage	—	—	0.8	V

Note 1) Unless otherwise specified, tested with the following conditions.

a) S1=1, S2=S3=S4=S5=2 b) S2=S4=1, S1=S3=S5=2 c) S3=S5=1, S1=S2=1, S4=1 and 2

Note 2) Tested with the following conditions.

a) S1=S4=1, S2=S3=2, S5=1 and 2 b) S2=1, S1=S3=S4=2, S5=1 and 2 c) S3=1, S1=S2=S5=2, S4=1 and 2


Note 3) The Clamp Input Voltage of V<sub>in</sub> is approximately (2.0×V<sup>+</sup>)/5 (In case of V<sup>+</sup>=5V, about 2.0V)

■ SWITCH CONTROL SIGNAL-OUTPUT SIGNAL

SW 1	SW 2	OUTPUT SIGNAL
L	L	V <sub>IN 1</sub>
H	L	V <sub>IN 2</sub>
L/H	H	V <sub>IN 3</sub>




## ■ TEST CIRCUIT



## ■ APPLICATION

Oscillation Prevention on light loading conditions  
Recommended under circuit



■ EQUIVALENT CIRCUIT

PIN NO.	PIN FUNCTION	INSIDE EQUIVALENT CIRCUIT	PIN NO.	PIN FUNCTION	INSIDE EQUIVALENT CIRCUIT
1	V <sub>IN 1</sub>		5	V <sub>IN 3</sub>	
2	SW 1		6	V <sup>+</sup>	
3	V <sub>IN 2</sub>		7	V <sub>OUT</sub>	
4	SW 2		8	GND	

## 3-INPUT VIDEO SUPER IMPOSER WITH 6dB AMPLIFIER

## ■ GENERAL DESCRIPTION

NJM2265 is 3-input, 1-output video switch with 6dB amplifier. Two inputs are provided with sink chip clamp function which adjust the DC level of video signal. The other input of transistor open base can make control of luminance signal. This video switch can be connected to TV monitor directly, as it has 6dB amplifier circuit internally.

NJM2265 is a high performance video switch which is operated with 5V supply voltage.


## ■ FEATURES

- Wide Operating Voltage (4.75~13V)
- 3 Input, 1 - Output
- Internal 6 dB Amplifier Circuit
- Internal Sink Chip Clamp Function ( $V_{in1}$ ,  $V_{in2}$ )
- Internal Luminance Signal Control Function ( $V_{in3}$ )
- Crosstalk 65dB(at 4.43MHz)
- Package Outline DIP8, DMP8, SIP8
- Bipolar Technology


## ■ APPLICATIONS

- VCR, Video Camera, AV-TV, Video Disc Player.

## ■ BLOCK DIAGRAM




## ■ PACKAGE OUTLINE



NJM 2265D



NJM 2265M



NJM 2265L

■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V <sup>+</sup>	15	V
Power Dissipation	P <sub>b</sub>	(DIP8) 500	mW
		(DMP8) 300	mW
		(SIP8) 800	mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C

■ ELECTRICAL CHARACTERISTICS

(V<sup>+</sup>=5V, Ta=25±2°C)

PARAMETERS	SYMBOLS	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Recommended Supply Voltage	V <sup>+</sup>		4.75	—	13.0	V
Operating Current	I <sub>CC</sub>	S=1=S2=S3=S4=S5=2	—	15	21.0	mA
Voltage Gain	G <sub>v</sub>	V <sub>in</sub> =1.0V <sub>p-p</sub> , 1MHz, V <sub>O</sub> /V <sub>I</sub>	5.7	6.2	6.7	dB
Frequency Characteristics	G <sub>f</sub>	V <sub>in</sub> =1.0V <sub>p-p</sub> , V <sub>O</sub> (5MHz)/V <sub>O</sub> (1MHz)	-1.0	0	+1.0	dB
Differential Gain	DG	V <sub>in</sub> =1.0V <sub>p-p</sub> , Staircase, R <sub>L</sub> =1kΩ	—	0.2	—	%
Differential Phase	DP	V <sub>in</sub> =1.0V <sub>p-p</sub> , Staircase, R <sub>L</sub> =1kΩ	—	0.1	—	deg
Output Offset Voltage	V <sub>OS</sub>	S1=S2=S3=2, S4=2→1 V <sub>in</sub> =1.0V <sub>p-p</sub> , 4.43MHz	-60	0	+60	mV
Crosstalk	CT	V <sub>O</sub> /V <sub>I</sub> Vin3 Biased (note 2)	—	-65	—	dB
Switch Change Voltage	V <sub>CH</sub>	Switch High Level Voltage	2.4	—	—	V
Switch High Level Voltage	V <sub>CL</sub>	Switch Low Level Voltage	—	—	0.8	V

Note 1 Unless otherwise specified, tested with the following conditions.

a) S1=1, S2=S3=S4=S5=2 b) S2=S4=1, S1=S3=S5=2 c) S3=S5=1, S1=S2=1, S4=1 or 2

Note 2 Tested with the following conditions.


a) S1=S4=1, S2=S3=2, S5=1 and 2 b) S2=1, S1=S3=S4=2, S5=1 and 2 c) S3=1, S1=S2=S5=2, S4=1 and 2

Note 3 The Clamp Input Voltage of Vin 1 and Vin 2 is approximately (2.1×V<sup>+</sup>)/5 (In case of V<sup>+</sup>=5V, about 2.1V)

■ SWITCH CONTROL SIGNAL-OUTPUT SIGNAL

SW 1	SW 2	OUTPUT SIGNAL
L	L	V <sub>in 1</sub>
H	L	V <sub>in 2</sub>
L/H	H	V <sub>in 3</sub>


## ■ TEST CIRCUIT



## ■ APPLICATION

### Oscillation Prevention

It is much effective to insert LPF (Cutoff Frequency 70MHz)  
under light loading conditions ( $R_L \gg 1k\Omega$ )



## 3-INPUT VIDEO SUPER IMPOSER WITH 6dB AMPLIFIER

## ■ GENERAL DESCRIPTION

NJM2266 is 3-input, 1-output video switch with 6dB amplifier. One input is provided with sink chip clamp function, which adjust the DC level of video signal. The other two inputs of transistor open base can make control of luminance signal. This video switch can be connected to TV monitor directly, as it has 6dB amplifier circuit internally. NJM2266 is a high performance video switch with is operated 4.75V supply voltage.


## ■ FEATURES

- Wide Operating Voltage (4.75~13V)
- 3 Input, 1 - Output
- Internal 6 dB Amplifier Circuit
- Internal Sink Chip Clamp Function ( $V_{in1}$ )
- Internal Luminance Signal Control Function ( $V_{in2}$ ,  $V_{in3}$ )
- Crosstalk 65dB(at 4.43MHz)
- Package Outline DIP8, DMP8, SIP8
- Bipolar Technology


## ■ APPLICATIONS

- VCR, Video Camera, AV-TV, Video Disc Player.

## ■ BLOCK DIAGRAM




## ■ PACKAGE OUTLINE



NJM 2266D



NJM 2266M



NJM 2266L

## ■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V*	15	V
Power Dissipation	P <sub>D</sub>	(DIP8) 500	mW
		(DMP8) 300	mW
		(SIP8) 800	mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C

## ■ ELECTRICAL CHARACTERISTICS

(V\*=5V, Ta=25±2°C)

PARAMETERS	SYMBOLS	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Recommended Supply Voltage	V*		4.75	—	13.0	V
Operating Current	I <sub>CC</sub>	S1=S2=S3=S4=S5=2	—	15	21.0	mA
Voltage Gain	G <sub>v</sub>	V <sub>in</sub> =1.0V <sub>P-P</sub> , 1MHz, V <sub>o</sub> /V <sub>i</sub>	5.7	6.2	6.7	dB
Frequency Characteristics	G <sub>f</sub>	V <sub>in</sub> =1.0V <sub>P-P</sub> , V <sub>o</sub> (5MHz)/V <sub>o</sub> (1MHz)	-1.0	0	+1.0	dB
Differential Gain	DG	V <sub>in</sub> =1.0V <sub>P-P</sub> , Staircase, R <sub>L</sub> =1kΩ	—	0.2	—	%
Differential Phase	DP	V <sub>in</sub> =1.0V <sub>P-P</sub> , Staircase, R <sub>L</sub> =1kΩ	—	0.1	—	deg
Crosstalk	CT	V <sub>o</sub> /V <sub>i</sub> V <sub>in2</sub> , V <sub>in3</sub> -Biased (Note 2)	—	-65	—	dB
Switch Change Voltage	V <sub>CH</sub>	Switch High Level Voltage	2.4	—	—	V
	V <sub>CL</sub>	Switch Low Level Voltage	—	—	0.8	V

Note 1) Unless otherwise specified, tested with the following conditions.

a) S1=1, S2=S3=S4=S5=2 b) S2=S4=1, S1=S3=S5=2 c) S3=S5=1, S1=S2=1, S4=1 and 2

Note 2) Tested with the following conditions.

a) S1=S4=1, S2=S3=2, S5=1 and 2 b) S2=1, S1=S3=S4=2, S5=1 and 2 c) S3=1, S1=S2=S5=2, S4=1 and 2


Note 3) The clamp Input voltage of V<sub>in1</sub> is approximately (2.1×V\*)/5 (In case of V\*=5V, about 2.1V)

## ■ SWITCH CONTROL SIGNAL-OUTPUT SIGNAL

SW 1	SW 2	OUTPUT SIGNAL
L	L	V <sub>in1</sub>
H	L	V <sub>in2</sub>
L/H	H	V <sub>in3</sub>




# ■ TEST CIRCUIT



# ■ APPLICATION

## Oscillation Prevention

It is much effective to insert LPF(Cutoff Frequency 70 MHz) under light loading conditions ( $R_L \gg 1k\Omega$ )






## ■ GENERAL DESCRIPTION

NJM2267 is a dual video 6dB amplifier with 75  $\Omega$  drivers for S-VHS VCRs, HI-BAND VCRs, etc..Each channel has clamp function that fixes DC level of video signal and 75  $\Omega$  drivers to be connected to TV monitors directly. Further more it has sag corrective circuits that prevent the generation of sag with smaller capacitance than ever.

Its operating supply voltage is 4.85 to 9V and bandwidth is 7MHz.

## ■ PACKAGE OUTLINE



NJM2267D



NJM2267M



NJM2267V


## ■ FEATURES

- Wide Operating Voltage (4.85~9.0V)
- Dual Channel
- Internal Clamp Function
- Internal Driver Circuit For 75  $\Omega$  Load
- SAG Corrective Function
- Wide Frequency Range (7MHz)
- Low Operating Current 14.0mA (Dual)
- Package Outline DIP8, DMP8, SSOP8
- Bipolar Technology

## ■ APPLICATIONS

- VCR, Video Camera, TV, Video Disc Player

## ■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V <sup>+</sup>	10	V
Power Dissipation	P <sub>D</sub>	(DIP8) 500	mW
		(DMP8) 300	mW
		(SSOP8) 250	mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C

■ ELECTRICAL CHARACTERISTICS

(V<sup>+</sup>=5V, Ta=25±2°C)


PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Current	I <sub>CC</sub>	No Signal	—	14.0	18.2	mA
Voltage Gain	G <sub>v</sub>	V <sub>IN</sub> =1MHz, 1V <sub>P-P</sub> Sinewave	5.7	6.2	6.7	dB
Frequency Characteristic	G <sub>f</sub>	V <sub>IN</sub> =1V <sub>P-P</sub> , Sinewave, 7MHz/1MHz	—	—	±1.0	dB
Differential Gain *	DG	V <sub>IN</sub> =1V <sub>P-P</sub> , Staircase	—	1.0	3.0	%
Differential Phase *	DP	V <sub>IN</sub> =1V <sub>P-P</sub> , Staircase	—	1.0	3.0	deg
Crosstalk	CT	V <sub>IN</sub> =4.43MHz, 1V <sub>P-P</sub> , Sinewave	—	70	—	dB
Gain Offset	G <sub>CH</sub>	V <sub>IN</sub> =1MHz, 1V <sub>P-P</sub> , G <sub>CH</sub> =V <sub>OUT1</sub> -V <sub>OUT2</sub>	—	—	±0.5	dB
Input Clamp Voltage	V <sub>CL</sub>		1.79	1.91	2.03	V
SAG Terminal Gain	G <sub>SAG</sub>		35	45	—	dB

## ■ TERMINAL FUNCTION

(V<sup>+</sup>=5.0V, Ta=25°C)

PIN No.	PIN NAME	SYMBOL	EQUIVALENT CIRCUIT	FUNCTIONS
1	Input Clamp Terminal	V <sub>IN1</sub>		Input terminal of 1V <sub>P-P</sub> composite signal or Y signal. Clamp level is 1.9V
2	GND	GND		Ground
3	SAG correction	V <sub>SAG1</sub>		SAG caused by a coupling capacitor of the output can be prevented by connecting this terminal with the output terminal through an external capacitor.(see block diagram) When SAG correcting function is not necessary, this terminal must be connected with pin "4" directly.
4	Video Output1	V <sub>OUT1</sub>		Output terminal that can drive 75Ω line.
5	Video Output2	V <sub>OUT2</sub>		Output terminal that can drive 75Ω line.
6	SAG correction	V <sub>SAG2</sub>		SAG caused by a coupling capacitor of the output can be prevented by connecting this terminal with the output terminal through an external capacitor.(see block diagram) When SAG correcting function is not necessary, this terminal must be connected with pin "5" directly.
7	V <sup>+</sup>	V <sup>+</sup>		Supply Voltage
8	Input Clamp Terminal	V <sub>IN2</sub>		Input terminal of 1V <sub>P-P</sub> composite signal or Y signal. Clamp level is 1.9V.

■ TEST CIRCUIT




■ TEST METHODES

PARAMETER	SYMBOL	SWITCH CONDITIONS						CONDITIONS
		S1	S2	S3	S4	S5	S6	
Supply Voltage	$I_{CC}$	H	H					7PIN Sink Current
Voltage Gain	$G_V$	H	H	ON	ON			$V_{OUT1}/V_{IN1}$ , $V_{OUT2}/V_{IN2}$ at $V_{IN1}(V_{IN2})=1\text{MHz}$ , $1V_{P-P}$ , Sinewave
Frequency Characteristic	$G_f$	H	H	ON	ON			$G_{V1M}$ : Voltage Gain at $V_{IN1}(V_{IN2})=1\text{MHz}$ , $1V_{P-P}$ $G_{V10M}$ : Voltage Gain at $V_{IN1}(V_{IN2})=10\text{MHz}$ , $1V_{P-P}$ $G_f = G_{V10M} - G_{V1M}$
Differential Gain	DG	H	H	ON	ON			Measuring $V_{OUT3}$ at $V_{IN1}=\text{Staircase Signal}$
Differential Phase	DP	H	H	ON	ON			Measuring $V_{OUT3}$ at $V_{IN1}=\text{Staircase Signal}$
Crosstalk	CT	H	L	ON	ON			$V_{OUT2}/V_{OUT1}$ at $V_{IN1}=4.43\text{MHz}$ , $1V_{P-P}$ , Sinewave $V_{OUT1}/V_{IN2}$ at $V_{IN2}=4.43\text{MHz}$ , $1V_{P-P}$ , Sinewave
Gain Offset	$G_{CH}$	H	H	ON	ON			$G_{V1}=V_{OUT1}/V_{IN1}$ , $G_{V2}=V_{OUT2}/V_{IN2}$ $G_{CH}=G_{V1}-G_{V2}$
Input Clamp Voltage	$V_{CL}$	H	H					Measuring at TP1(TP2)

## ■ TYPICAL CHARACTERISTICS


**Operating Current vs. Ta**

( $V^+ = 5V$ )




**Input DC Level vs. Ta**

( $V^+ = 5V$ )




**Output DC Level vs. Ta**

( $V^+ = 5V$ )




**SAG Terminal Voltage vs. Ta**

( $V^+ = 5V$ )




**SAG Terminal Gain vs. Ta**

( $V^+ = 5V$ )



**Voltage Gain vs. Ta(Clamp Type Input)**


( $V^+ = 5V$ ,  $1V_{p-p}$ , 1MHz, sinewave signal input)



■ TYPICAL CHARACTERISTICS


**Gain Frequency Characteristics vs.  $T_a$  (Clamp Type Input)**

( $V^+ = 5V$ ,  $1V_{P-P}$ , 7MHz/1MHz)




**Differential Gain vs.  $T_a$**

( $V^+ = 5V$ ,  $1V_{P-P}$  staircase signal input)




**Differential Phase vs.  $T_a$**

( $V^+ = 5V$ ,  $1V_{P-P}$  staircase signal input)




**Operating Current vs. Operating Voltage**

( $T_a = 25^\circ C$ )




**Input DC Level vs. Operating Voltage**

( $T_a = 25^\circ C$ )



**Output DC Level vs. Operating Voltage**


( $T_a = 25^\circ C$ )



## TYPICAL CHARACTERISTICS


**SAG Terminal Voltage vs. Operating Voltage**

( $T_a = 25^\circ\text{C}$ )




**SAG Terminal Gain vs. Operating Voltage**

( $T_a = 25^\circ\text{C}$ )




**Voltage Gain vs. Operating Voltage**

( $T_a = 25^\circ\text{C}$ ,  $1V_{P-P}$ , 1MHz sinewave signal input)




**Gain Frequency Characteristics vs. Operating Voltage**

( $T_a = 25^\circ\text{C}$ ,  $1V_{P-P}$ , 7MHz/1MHz)




**Differential Gain vs. Operating Voltage**

( $T_a = 25^\circ\text{C}$ ,  $1V_{P-P}$  staircase signal input)



**Differential Phase vs. Operating Voltage**

( $T_a = 25^\circ\text{C}$ ,  $1V_{P-P}$  staircase signal input)






■ TYPICAL CHARACTERISTICS


**Voltage Gain vs. Frequency**

( $T_a=25^\circ\text{C}$ ,  $V^+=5\text{V}$ ,  $1\text{V}_{\text{P-P}}$  sinewave signal input)




**Small Signal Voltage Gain vs. Frequency**

( $T_a=25^\circ\text{C}$ ,  $V^+=5\text{V}_{\text{P-P}}$ ,  $25\text{V}_{\text{P-P}}$  sinewave signal input)




**Cross Talk vs. Frequency**

( $T_a=25^\circ\text{C}$ ,  $V^+=5\text{V}$ ,  $1\text{V}_{\text{P-P}}$  sinewave signal input)




**Voltage Gain vs.  $R_L$**

( $T_a=25^\circ\text{C}$ ,  $V^+=5\text{V}$ ,  $1\text{V}_{\text{P-P}}$  1MHz sinewave signal input)




**Gain Frequency Characteristics vs.  $R_L$**

( $T_a=25^\circ\text{C}$ ,  $V^+=5\text{V}$ ,  $1\text{V}_{\text{P-P}}$ , 7MHz/1MHz)



**Differential Gain vs.  $R_L$**

( $T_a=25^\circ\text{C}$ ,  $V^+=5\text{V}$ ,  $1\text{V}_{\text{P-P}}$  staircase signal input)






## ■ TYPICAL CHARACTERISTICS


### Differential Phase vs. $R_L$

( $T_a=25^\circ\text{C}$ ,  $V^+=5\text{V}$ ,  $1\text{V}_{\text{P-P}}$  sinewave signal input)




### Differential Gain vs. APL

( $T_a=25^\circ\text{C}$ ,  $V^+=5\text{V}$ ,  $1\text{V}_{\text{P-P}}$  staircase signal input)



### Differential Phase vs. APL

( $T_a=25^\circ\text{C}$ ,  $V^+=5\text{V}$ ,  $1\text{V}_{\text{P-P}}$  staircase signal input)



## DUAL VIDEO 6dB AMPLIFIER WITH 75Ω DRIVER

## ■ GENERAL DESCRIPTION

NJM2268 is a dual video 6dB amplifier with 75Ω drivers for S-VHS VCRs, HI-BAND VCRs, etc.. One channel has clamp function that fixes DC level of video signal and another one is bias type. Furthermore it has 75Ω drivers to be connected to TV monitors directly and sag corrective circuits that prevent the generation of sag with smaller capacitance than ever.

Its operating supply voltage is 4.85 to 9V and bandwidth is 7MHz.

## ■ FEATURES

- Wide Operating Voltage (4.85~9.0V)
- Dual Channel (Clamp Type, Bias Type)
- Internal Driver Circuit For 75Ω Load
- SAG Corrective Function
- Wide Frequency Range 7MHz
- Low Operating Current 14.0mA (Dual)
- Package Outline DIP8, DMP8, SSOP8
- Bipolar Technology


## ■ RECOMMENDED OPERATING CONDITION

- Supply Voltage  $V^+$  4.85~9.0V

## ■ APPLICATIONS

- VCR, Video Camera, TV, Video Disc Player

## ■ BLOCK DIAGRAM



## ■ PACKAGE OUTLINE



NJM2268D



NJM2268M



NJM2268V

## ■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)


PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V*	10	V
Power Dissipation	Pd	(DIP8) 500	mW
		(DMP8) 300	mW
		(SSOP8) 250	mW
Operating Temperature Range	Topr	-20~+75	°C
Storage Temperature Range	Tstg	-40~+125	°C

## ■ ELECTRICAL CHARACTERISTICS


(V\*=5V, Ta=25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Current	ICC	No Signal	—	14.0	18.2	mA
Voltage Gain	Gv	VIN=1MHz, 1Vp-p Sinewave	5.7	6.2	6.7	dB
Frequency Characteristic	Gf	VIN=1Vp-p, Sinewave, 7MHz/1MHz	—	—	±1.0	dB
Differentail Gain *	DG	VIN=1Vp-p, Staircase	—	1.0	3.0	%
Differentail Phase *	DP	VIN=1Vp-p, Staircase	—	1.0	3.0	deg
Crosstalk	CT	VIN=4.43MHz, 1Vp-p, Sinewave	—	-70	—	dB
Gain Offset	GCH	VIN=1MHz, 1Vp-p, GCH=VOUT1-VOUT2	—	—	±0.5	dB
Input Clamp Voltage	VCL		1.79	1.91	2.03	V
Input Bias Voltage	VBI		2.56	2.84	3.12	V
SAG Terminal Gain	GSAG		35	45	—	dB

NOTE: "\*" is applied to clamp type input side only/



## ■ TEST CIRCUIT








## ■ TEST METHODES







PARAMETER	SYMBOL	SWITCH CONDITIONS						CONDITIONS
		S1	S2	S3	S4	S5	S6	
Supply Voltage	$I_{CCH}$	H	H					7PIN Sink Current
Voltage Gain	$G_V$	H	H	ON	ON			$V_{OUT1}/V_{IN1}$ , $V_{OUT2}/V_{IN2}$ at $V_{IN1}(V_{IN2})=1\text{MHz}$ , $1V_{P-P}$ , Sinewave
Frequency Characteristic	$G_f$	H	H	ON	ON			$G_{VIM}$ : Voltage Gain at $V_{IN1}(V_{IN2})=1\text{MHz}$ , $1V_{P-P}$ $G_{V10M}$ : Voltage Gain at $V_{IN1}(V_{IN2})=10\text{MHz}$ , $1V_{P-P}$ $G_f = G_{V10M} - G_{VIM}$
Differential Gain	DG	H	H	ON	ON			Measuring $V_{OUT3}$ at $V_{IN1}$ =Staircase Signal
Differential Phase	DP	H	H	ON	ON			Measuring $V_{OUT3}$ at $V_{IN1}$ =Staircase Signal
Crosstalk	CT	H	L	ON	ON			$V_{OUT2}/V_{OUT1}$ at $V_{IN1}=4.43\text{MHz}$ , $1V_{P-P}$ , Sinewave $V_{OUT1}/V_{IN2}$ at $V_{IN2}=4.43\text{MHz}$ , $1V_{P-P}$ , Sinewave
Gain Offset	$G_{CH}$	H	H	ON	ON			$G_{V1} = V_{OUT1}/V_{IN1}$ , $G_{V2} = V_{OUT2}/V_{IN2}$ $G_{CH} = G_{V1} - G_{V2}$
Input Clamp Voltage	$V_{CL}$	H	H					Measuring at TP1
Input Bias Voltage	$V_{BI}$	H	H					Measuring at TP2
SAG Terminal Gain	$G_{SAG}$	H	H			ON	ON	TP3 Voltage; $V_{OIA}$ , TP5 Voltage; $V_{SOIA}$ TP3 Voltage; $V_{OIB}$ , TP5 Voltage; $V_{SOIB}$ $G_{SAG} = 20 \log \{ (V_{OIB} - V_{OIA}) / (V_{SOIA} - V_{SOIB}) \}$

# ■ TERMINAL FUNCTION







( $V^+=5.0V$ ,  $T_a=25^\circ C$ )

PIN No.	PIN NAME	SYMBOL	EQUIVALENT CIRCUIT	FUNCTIONS
1	Input Clamp Terminal	$V_{IN1}$		Input terminal of $1V_{P-P}$ composite Signal or Y signal Clamp level is 1.9V
2	GND	GND		Ground
3	SAG correction	$V_{SAG1}$		SAG caused by a coupling capacitor of the output can be prevented by connecting this terminal with the output terminal through an external capacitor. (see block diagram) When SAG correcting function is not necessary, this terminal must be connected with pin "4" directly.
4	Video Output1	$V_{OUT1}$		Output terminal (clamp side) that can drive $75\Omega$ line.
5	Video Output2	$V_{OUT2}$		Output terminal (bias side) that can drive $75\Omega$ line.
6	No Connection	NC		
7	$V^+$	$V^+$		Supply Voltage
8	Input Clamp Terminal	$V_{IN2}$		Input terminal of $1V_{P-P}$ color signal. Bias level is 2.8V.

■ TYPICAL CHARACTERISTICS



## TYPICAL CHARACTERISTICS






■ TYPICAL CHARACTERISTICS


Input DC Level vs. Operating Voltage

( $T_a = 25^\circ\text{C}$ )




Output DC Level vs. Operating Voltage

( $T_a = 25^\circ\text{C}$ )




SAG Terminal Voltage vs. Operating Voltage

( $T_a = 25^\circ\text{C}$ )




SAG Terminal Gain vs. Operating Voltage

( $T_a = 25^\circ\text{C}$ )




Voltage Gain vs. Operating Voltage  
(Clamp Type Input)

( $T_a = 25^\circ\text{C}$ ,  $1V_{P-P}$ , 1MHz sinewave signal input)



Voltage Gain vs. Operating Voltage  
(Bias Type Input)

( $T_a = 25^\circ\text{C}$ ,  $1V_{P-P}$ , 1MHz sinewave signal input)






## ■ TYPICAL CHARACTERISTICS


**Gain Frequency Characteristics  
vs. Operating Voltage (Clamp Type Input)**

( $T_a=25^\circ\text{C}$ ,  $1V_{P-P}$ , 7MHz/1MHz)




**Gain Frequency Characteristics  
vs. Operating Voltage (Bias Type Input)**

( $T_a=25^\circ\text{C}$ ,  $1V_{P-P}$ , 7MHz/1MHz)




**Differential Gain vs. Operating Voltage**

( $T_a=25^\circ\text{C}$ ,  $1V_{P-P}$ , staircase signal input)




**Differential Phase vs. Operating Voltage**

( $T_a=25^\circ\text{C}$ ,  $1V_{P-P}$ , staircase signal input)




**Voltage Gain vs. Frequency (Clamp Type Input)**

( $T_a=25^\circ\text{C}$ ,  $V^+=5V$ ,  $1V_{P-P}$  sinewave signal input)



**Voltage Gain vs. Frequency (Bias Type Input)**


( $T_a=25^\circ\text{C}$ ,  $V^+=5V$ ,  $1V_{P-P}$  sinewave signal input)



■ TYPICAL CHARACTERISTICS


**Small Signal Voltage Gain vs. Frequency (Clamp Type Input)**

( $T_a=25^\circ\text{C}$ ,  $V^+=5\text{V}_{\text{P-P}}$ ,  $25\text{mV}_{\text{P-P}}$  sinewave signal input)




**Small Signal Voltage Gain vs. Frequency (Bias Type Input)**

( $T_a=25^\circ\text{C}$ ,  $V^+=5\text{V}$ ,  $25\text{mV}_{\text{P-P}}$  sinewave signal input)




**Cross Talk vs. Frequency**

( $T_a=25^\circ\text{C}$ ,  $V^+=5\text{V}$ ,  $1\text{V}_{\text{P-P}}$  sinewave signal input)




**Voltage Gain vs.  $R_L$  (Clamp Type Input)**

( $T_a=25^\circ\text{C}$ ,  $V^+=5\text{V}$ ,  $1\text{V}_{\text{P-P}}$ ,  $1\text{MHz}$  sinewave signal input)




**Voltage Gain vs.  $R_L$  (Bias Type Input)**

( $T_a=25^\circ\text{C}$ ,  $V^+=5\text{V}$ ,  $1\text{V}_{\text{P-P}}$ ,  $1\text{MHz}$  sinewave signal input)



**Gain Frequency Characteristics vs.  $R_L$  (Clamp Type Input)**


( $T_a=25^\circ\text{C}$ ,  $V^+=5\text{V}$ ,  $1\text{V}_{\text{P-P}}$ ,  $7\text{MHz}/1\text{MHz}$ )



## TYPICAL CHARACTERISTICS


**Gain Frequency Characteristics  
vs.  $R_L$  (Bias Type Input)**

( $T_a=25^\circ\text{C}$ ,  $V^+=5\text{V}$ ,  $1V_{P-P}$ , 7MHz/1MHz)




**Differential Gain vs.  $R_L$**

( $T_a=25^\circ\text{C}$ ,  $V^+=5\text{V}$ ,  $1V_{P-P}$  staircase signal input)




**Differential Phase vs.  $R_L$**

( $T_a=25^\circ\text{C}$ ,  $V^+=5\text{V}$ ,  $1V_{P-P}$  staircase signal input)




**Differential Gain vs. APL**

( $T_a=25^\circ\text{C}$ ,  $V^+=5\text{V}$ ,  $1V_{P-P}$  staircase signal input)



**Differential Phase vs. APL**

( $T_a=25^\circ\text{C}$ ,  $V^+=5\text{V}$ ,  $1V_{P-P}$  staircase signal input)




## 3-INPUT 1MUTE VIDEO SWITCH

## ■ GENERAL DESCRIPTION

NJM2273 is a switching IC for switching over from one audio or video input signal to another. Internalizing the mute function which can be operated by 3 inputs. It is a higher performance video switch, with the operating supply voltage 4.75 to 13V, frequency bandwidth 7MHz, crosstalk 75dB (at 4.43MHz).

## ■ PACKAGE OUTLINE



NJM2273S


## ■ FEATURES

- 3 Input, 1 - Output
- Internalizing Mute Function
- Wide Operating Voltage (4.75 ~ 13.0V)
- Crosstalk 75 dB(at 4.43MHz)
- Wide Bandwidth Frequency 7MHz(2V<sub>P-P</sub> Input)
- Package Outline SIP9
- Bipolar Technology

## ■ APPLICATIONS

- VCR, Video Camera, AV-TV, Video Disk Player.

## ■ BLOCK DIAGRAM



## ■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V*	14	V
Power Dissipation	P <sub>D</sub>	(SIP9) 500	mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C

## ■ ELECTRICAL CHARACTERISTICS

(V<sup>+</sup>=5V, Ta=25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Current (1)	I <sub>CC1</sub>	V <sup>+</sup> =5V (Note1)	4.5	6.5	8.5	mA
Operating Current (2)	I <sub>CC2</sub>	V <sup>+</sup> =9V (Note1)	5.8	8.3	10.8	mA
Voltage Gain	G <sub>V</sub>	V <sub>I</sub> = 100kHz, 2V <sub>P-P</sub> , V <sub>O</sub> /V <sub>I</sub>	-0.7	-0.2	+0.3	dB
Frequency Gain (1)	G <sub>F1</sub>	V <sub>I</sub> = 2V <sub>P-P</sub> , V <sub>O</sub> (7MHz)/V <sub>O</sub> (100kHz)	-1.0	0	+1.0	dB
Frequency Gain (2)	G <sub>F2</sub>	V <sub>I</sub> = 1V <sub>P-P</sub> , V <sub>O</sub> (10MHz)/V <sub>O</sub> (100kHz)	—	0	—	dB
Differential Gain	DG	V <sub>I</sub> = 2V <sub>P-P</sub> , Standard Staircase Signal	—	0.3	—	%
Differential Phase	DP	V <sub>I</sub> = 2V <sub>P-P</sub> , Standard Staircase Signal	—	0.3	—	deg
Output offset Voltage	V <sub>OS</sub>	(Note2)	-30	0	+30	mV
Crosstalk	CT	V <sub>I</sub> = 2V <sub>P-P</sub> , 4.43MHz, V <sub>O</sub> /V <sub>I</sub>	—	-75	—	dB
Muting Crosstalk	C <sub>TM</sub>	V <sub>I</sub> = 2V <sub>P-P</sub> , 4.43MHz, V <sub>O</sub> /V <sub>I</sub>	—	-60	—	dB
Switch Change Over Voltage	V <sub>CH</sub>	All inside switch ON	2.5	—	—	V
Switch Change Over Voltage	V <sub>CL</sub>	All inside switch OFF	—	—	1.0	V

(Note1) S1=S2=S3=S4=S5=S6=1

(Note2) Measure the output DC voltage difference between the following modes at S1=S2=S3=1

a) S4=S5=S6=1 b) S4=2, S5=S6=1 c) S5=2, S6=1 d) S6=2


## ■ CONTROL INPUT - OUTPUT SIGNAL

CTL1	CTL2	MUTE	OUTPUT SIGNAL
L	L	L	V <sub>IN1</sub>
H	L	L	V <sub>IN2</sub>
L/H	H	L	V <sub>IN3</sub>
L/H	L/H	H	Inside DC

## ■ TERMINAL EXPLANATION

PIN NO.	PIN NAME	VOLTAGE	INSIDE EQUIVALENT CIRCUIT
6 8 1	V <sub>IN1</sub> V <sub>IN2</sub> V <sub>IN3</sub> (Input)	2.5V	
7 9 4	CTL1 CTL2 Mute (Switching)		
3	V <sub>OUT</sub> (Output)	1.8V	
2	V <sup>+</sup>	5V	
5	GND		

## ■ TEST CIRCUIT




PARAMETER	S 1	S 2	S 3	S 4	S 5	S 6	TEST PART
I <sub>cc1</sub>	1	1	1	1	1	1	V <sup>+</sup>
I <sub>cc2</sub>	1	1	1	1	1	1	
G <sub>v1</sub>	2	1	1	1	1	1	v <sub>0</sub>
G <sub>t1</sub>	2	1	1	1	1	1	
DG <sub>1</sub>	2	1	1	1	1	1	
DP <sub>1</sub>	2	1	1	1	1	1	
V <sub>os1</sub>	1	1	1	2	1	1	V <sub>0</sub>
CT 1	2	1	1	2	1	1	v <sub>0</sub>
CT 2	2	1	1	1	2	1	
CT 3	1	2	1	1	1	1	
CT 4	1	2	1	2	2	1	
CT 5	1	1	2	1/2	1	1	
CT <sub>M1</sub>	2	1	1	1	1	2	v <sub>0</sub>
CT <sub>M2</sub>	1	2	1	2	1	2	
CT <sub>M3</sub>	1	1	2	1/2	2	2	
V <sub>os1</sub>	1	1	1	2	1	1	V <sub>0</sub>
V <sub>c1</sub>	2	1	1	V <sub>c</sub>	1	1	V <sub>c</sub>
THD	2	1	1	1	1	1	v <sub>0</sub>




■ TYPICAL CHARACTERISTICS


Operating Current 1 vs. Temperature




Operating Current 2 vs. Temperature




Voltage Gain 1 vs. Temperature




Frequency Gain 1 vs. Temperature  $T_a$  (°C)



Differential Gain 1 vs. Temperature




Differential Phase 1 vs. Temperature






## ■ TYPICAL CHARACTERISTICS


### Offset Voltage 1 vs. Temperature




### Switch Change Over 1 vs. Temperature




### Crosstalk 1 vs. Temperature




### Crosstalk 2 vs. Temperature



### Crosstalk 3 vs. Temperature




### Crosstalk 4 vs. Temperature



■ TYPICAL CHARACTERISTICS


Crosstalk 5 vs. Temperature

( $V^+ = 5\text{ V}$ )




M. Crosstalk 1 vs. Temperature

( $V^+ = 5\text{ V}$ )




M. Crosstalk 2 vs. Temperature

( $V^+ = 5\text{ V}$ )




M. Crosstalk 3 vs. Temperature

( $V^+ = 5\text{ V}$ )




Operating Current vs. Operating Voltage

( $T_a = 25^\circ\text{C}$ )



Voltage Gain 1 vs. Operating Voltage


( $T_a = 25^\circ\text{C}$ )



## TYPICAL CHARACTERISTICS


### Frequency Gain 1 vs. Operating Voltage

( $T_a = 25^\circ\text{C}$ )




### Differential Gain 1 vs. Operating Voltage

( $T_a = 25^\circ\text{C}$ )




### Differential Phase 1 vs. Operating Voltage

( $T_a = 25^\circ\text{C}$ )




### Offset Voltage 1 vs. Operating Voltage

( $T_a = 25^\circ\text{C}$ )




### Switch Change Over 1 vs. Operating Voltage

( $T_a = 25^\circ\text{C}$ )



### Crosstalk 1 vs. Operating Voltage


( $T_a = 25^\circ\text{C}$ )



■ TYPICAL CHARACTERISTICS


Crosstalk 2 vs. Operating Voltage

( $T_a = 25^\circ\text{C}$ )




Crosstalk 3 vs. Operating Voltage

( $T_a = 25^\circ\text{C}$ )




Crosstalk 4 vs. Operating Voltage

( $T_a = 25^\circ\text{C}$ )




Crosstalk 5 vs. Operating Voltage

( $T_a = 25^\circ\text{C}$ )




M. Crosstalk 1 vs. Operating Voltage

( $T_a = 25^\circ\text{C}$ )




M. Crosstalk 2 vs. Operating Voltage

( $T_a = 25^\circ\text{C}$ )




## ■ TYPICAL CHARACTERISTICS


### M. Crosstalk 3 vs. Temperature




### Voltage Gain 1 vs. Frequency




### Differential Gain 1 vs. Load Resistor




### Differential Phase 1 vs. APL



### Differential Gain 1 vs. APL





### Differential Phase 1 vs. APL



■ TYPICAL CHARACTERISTICS

Total Harmonic Distortion 1 vs. Load Resistor

(Ta=25°C)



Pin	Function
1	V <sub>CC</sub>
2	IN <sub>1</sub>
3	IN <sub>2</sub>
4	V <sub>CC</sub>
5	OUT <sub>1</sub>
6	OUT <sub>2</sub>
7	IN <sub>3</sub>
8	IN <sub>4</sub>
9	V <sub>CC</sub>
10	OUT <sub>3</sub>
11	OUT <sub>4</sub>
12	IN <sub>5</sub>
13	IN <sub>6</sub>
14	V <sub>CC</sub>
15	OUT <sub>5</sub>
16	OUT <sub>6</sub>

## 3-INPUT 2-OUTPUT VIDEO SWITCH FOR AV-SET


## ■ GENERAL DESCRIPTION

NJM2279 is 3-input, 2-output video switch with  $75\Omega$  driver circuit.


This video switch can be connected to TV monitor directly, as it has 6dB amplifier and  $75\Omega$  drivers circuit internally.

The NJM2279 has the mute function.

## ■ PACKAGE OUTLINE



NJM2279D



NJM2279M


## ■ FEATURES

- 3 input 2 output
- Internal 6dB AMP.
- Internal  $75\Omega$  Driver Circuit
- Operating Voltage Dual ( $\pm 4V \sim$ )  
Single ( $+8V \sim$ )
- Internal 2 Output Mute Function
- Package Outline DIP14, DMP14
- Bipolar Technology


## ■ RECOMMENDED OPERATING CONDITION

- |                  |        |                          |
|------------------|--------|--------------------------|
| • Supply Voltage | Dual   | $\pm 4.5V \sim \pm 5.1V$ |
|                  | Single | $+9V \sim +10.2V$        |

## ■ BLOCK DIAGRAM



## ■ PIN CONFIGURATION



## PIN FUNCTION

- |          |                    |
|----------|--------------------|
| 1. Vin3  | 8. V <sup>-</sup>  |
| 2. SW1   | 9. N.C.            |
| 3. Vin2  | 10. Vout1          |
| 4. MUTE2 | 11. MUTE1          |
| 5. Vout2 | 12. Vin1           |
| 6. GND2  | 13. SW2            |
| 7. GND1  | 14. V <sup>+</sup> |



■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V <sup>+</sup> /V <sup>-</sup>	±7.5	V
Power Dissipation	P <sub>D</sub>	(DIP14) 700 (DMP14) 300	mW mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C


■ ELECTRICAL CHARACTERISTICS

(V<sup>+</sup>/V<sup>-</sup>=±5.0V, R<sub>L</sub>=150Ω Ta=25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Current	I <sub>CC</sub>	No signal	10.0	17.3	24.6	mA
	I <sub>EE</sub>	No signal	-24.6	-17.3	-10.0	mA
Voltage Gain	G <sub>v</sub>	V <sub>IN</sub> =100kHz/1.0V <sub>P-P</sub>	6.0	6.3	6.8	dB
Frequency Characteristic	G <sub>f</sub>	5MHz/100kHz, 1.0V <sub>P-P</sub>	-1.0	0.0	+1.0	dB
Differential Gain	DG	V <sub>IN</sub> =1.0V <sub>P-P</sub> Stair wave	—	0.2	—	%
Differential Phase	DP	V <sub>IN</sub> =1.0V <sub>P-P</sub> Stair wave	—	0.2	—	deg
Offset output Voltage 1	V <sub>OS1</sub>	V <sub>IN2</sub> -V <sub>IN3</sub> :no signal	-40	0	+40	mV
Offset output Voltage 2	V <sub>OS2</sub>	V <sub>IN1</sub> -V <sub>IN2</sub> /V <sub>IN3</sub> :no signal	-60	0	+60	mV
Input/Output Crosstalk	CT	V <sub>IN</sub> =4.43MHz/1.0V <sub>P-P</sub> , V <sub>O</sub> /V <sub>IN</sub>	—	-70	—	dB
MUTE Crosstalk	CT <sub>M</sub>	V <sub>IN</sub> =4.43MHz/1.0V <sub>P-P</sub> , V <sub>O</sub> /V <sub>IN</sub>	—	-60	—	dB
Switch Change Voltage	V <sub>CH</sub>		2.5	—	V <sup>+</sup>	V
	V <sub>CL</sub>		0.0	—	1.0	V
Total Harmonic Distortion	THD	V <sub>IN</sub> =1kHz 1.25V <sub>P-P</sub>	—	0.1	—	%
Input Impedance	R <sub>in</sub>		—	20	—	kΩ



# ■ TEST CIRCUIT




PARAMETER	SYMBOL	UNIT	INPUT TERMINAL	TEST TERMINAL	TEST CONDITION
Operating Current	$I_{CC}$	mA	—	8 pin	$V_{in1} \sim 3=0V, SW1/2 \cdot MUTE1/2=V_{CL}$
	$I_{EE}$	mA	—	14 pin	"
Voltage Gain	$G_v$	dB	1, 3, 12 pin	5, 10 pin	$MUTE1/2=V_{CL}$
Frequency Characteristic	$G_f$	dB	1, 3, 12 pin	5, 10 pin	"
Differential Gain	DG	%	1, 3, 12 pin	5, 10 pin	"
Differential Phase	DP	deg	1, 3, 12 pin	5, 10 pin	"
Offset output Voltage 1	$V_{OS1}$	mV	—	5, 10 pin	$V_{in1} \sim 3=0V$
Offset output Voltage 2	$V_{OS2}$	mV	—	5, 10 pin	$V_{in1} \sim 3=0V$
Input/Output Crosstalk	CT	dB	1, 3, 12 pin	5, 10 pin	$MUTE1/2=V_{CL}$
MUTE Crosstalk	$CT_M$	dB	1, 3, 12 pin	5, 10 pin	$MUTE1/2=V_{CL}$
Switch Change Voltage	$V_{CH}$	V	—	—	
	$V_{CL}$	V	—	—	
Total Harmonic Distortion	THD	%	1, 3, 12 pin	5, 10 pin	

## ■ CONTROL SIGNAL-OUTPUT SIGNAL

(L=V<sub>CL</sub>, H=V<sub>CH</sub>, X=LorH)


CONTROL SIGNAL				OUTPUT	
SW 1 (2 pin)	SW 2 (13 pin)	MUTE 1 (11 pin)	MUTE 2 (4 pin)	Vout 1 (10 pin)	Vout 2 (5 pin)
X	X	L	L	GND	GND
X	X	L	H	GND	OUT PUT
X	X	H	L	OUT PUT	GND
L	L	H	H	V <sub>IN</sub> 1	V <sub>IN</sub> 2
L	H	H	H	V <sub>IN</sub> 2	V <sub>IN</sub> 2
H	L	H	H	V <sub>IN</sub> 1	V <sub>IN</sub> 3
H	H	H	H	V <sub>IN</sub> 3	V <sub>IN</sub> 3

## ■ APPLICATION




## TYPICAL CHARACTERISTICS


Operating Current vs. Temperature




Voltage Gain vs. Temperature




Differential Gain vs. Temperature




Differential Phase vs. Temperature









Crosstalk 1 vs. Temperature









Crosstalk 2 vs. Temperature



■ TYPICAL CHARACTERISTICS




## ■ TYPICAL CHARACTERISTICS




■ TYPICAL CHARACTERISTICS


Operating Current vs. Operating Voltage




THD vs. Operating Voltage




Different Gain vs. Operating Voltage




Differential Phase vs. Operating Voltage



Voltage Gain vs. Frequency





Switching Voltage vs. Operating Voltage




## TYPICAL CHARACTERISTICS

Switching Speed  
vs. Signal Amplitude



Differential Phase vs. Operating Voltage




Differential Gain vs. Operating Voltage



Switching Voltage vs. Frequency



Voltage Gain vs. Frequency





## 2-INPUT 3CHANNEL VIDEO SWITCH

## ■ GENERAL DESCRIPTION

NJM2283 is a switching IC for switching over from one audio or video input signal to another. Internalizing 2 inputs and 1 output, and then each set of 3 can be operated independently. It is a higher efficiency video switch, featuring the supply voltage range 4.75 to 13.0V, the frequency feature 10MHz, and then Crosstalk 75dB (at 4.43MHz).


## ■ FEATURES

- 2 Input-1 Output 3 Circuits internalizing
- Wide Operating Voltage (4.75 ~ 13.0V)
- Crosstalk 75dB(at 4.43MHz)
- Wide Operating Supply Range 10MHz(2V<sub>P-P</sub> Input)
- Wide Bandwidth Frequency
- Package Outline DIP16, DMP16, SSOP16

## ■ APPLICATIONS


VCR, Video Camera, AV-TV, Video Disk Player.

## ■ BLOCK DIAGRAM




NJM2283D  
NJM2283M  
NJM2283V

## ■ PACKAGE OUTLINE



NJM2283D



NJM2283M



NJM2283V



## ■ MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V*	14	V
Power Dissipation	Pd	(DIP16) 700	mW
		(DMP16) 350	mW
		(SSOP16) 300	mW
Operating Temperature Range	Topr	-20~+75	°C
Storage Temperature Range	Tstg	-40~+125	°C

## ■ ELECTRICAL CHARACTERISTICS

(V\*=5V, Ta=25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Current (1)	ICC1	V*=5V (Note1)	8.3	11.8	15.3	mA
Operating Current (2)	ICC2	V*=9V (Note1)	10.4	14.8	19.2	mA
Voltage Gain	Gv	V <sub>I</sub> = 100kHz, 2V <sub>P-P</sub> , V <sub>O</sub> /V <sub>I</sub>	-0.6	-0.1	+0.4	dB
Frequency Gain	G <sub>F</sub>	V <sub>I</sub> = 2V <sub>P-P</sub> , V <sub>O</sub> (10MHz)/V <sub>O</sub> (100kHz)	-1.0	0	+1.0	dB
Differential Gain	DG	V <sub>I</sub> = 2V <sub>P-P</sub> , Standard Staircase Signal	—	0.3	—	%
Differential Phase	DP	V <sub>I</sub> = 2V <sub>P-P</sub> , Standard Staircase Signal	—	0.3	—	deg
Output Offset Voltage	V <sub>OS</sub>	(Note2)	-10	0	+10	mV
Crosstalk	CT	V <sub>I</sub> = 2V <sub>P-P</sub> , 4.43MHz, V <sub>O</sub> /V <sub>I</sub>	—	-75	—	dB
Switch Change Over Voltage	V <sub>CH</sub>	All inside switch ON	2.5	—	—	V
Switch Change Over Voltage	V <sub>CL</sub>	All inside switch OFF	—	—	1.0	V


(Note1) S1=S2=S3=S4=S5=S6=S7=1

(Note2) S1=S2=S3=S4=S5=S6=1, S7=1→2 Measure the output DC voltage difference

## ■ TERMINAL EXPLANATION







PIN No.	PIN NAME	VOLTAGE	INSIDE EQUIVALENT CIRCUIT
16 1 11 14 8 9	IN 1 A IN 1 B IN 2 A IN 2 B IN 3 A IN 3 B (Input)	2.5V	
2 12 7	CTL 1 CTL 2 CTL 3 (Switching)		
3 5 6	OUT 1 OUT 2 OUT 3 (Output)	1.8V	
13	V+	5V	
15 4 10	GND 1 GND 2 GND 3		

## ■ TEST CIRCUIT



Parameter	S 1	S 2	S 3	S 4	S 5	S 6	S 7	S 8	Test Part
$I_{CC1}$	1	1	1	1	1	1	1	1	$V^+$
$I_{CC2}$	1	1	1	1	1	1	1	1	
$G_{v1}$	2	1	1	1	1	1	1	1	$v_0$
$G_{f1}$	2	1	1	1	1	1	1	1	
$DG_1$	2	1	1	1	1	1	1	1	
$DP_1$	2	1	1	1	1	1	1	1	
CT 1	2	1	1	1	1	1	2	1	$v_0$
CT 2	1	2	1	1	1	1	1	1	
CT 3	1	1	2	1	1	1	2	2	
CT 4	1	1	1	2	1	1	1	2	
CT 5	1	1	1	1	2	1	2	3	
CT 6	1	1	1	1	1	2	1	3	
$V_{OS1}$	1	1	1	1	1	1	1/2	1	$V_0$
$V_{C1}$	1/2	2/1	1	1	1	1	$V_C$	1	$V_C$
THD	2	1	1	1	1	1	1	1	$v_0$


■ TYPICAL CHARACTERISTICS



## TYPICAL CHARACTERISTICS


Offset Voltage 1 vs. Temperature

( $V^+ = 5\text{ V}$ )




Crosstalk 1 vs. Temperature

( $V^+ = 5\text{ V}$ )




Crosstalk 2 vs. Temperature

( $V^+ = 5\text{ V}$ )




Crosstalk 3 vs. Temperature

( $V^+ = 5\text{ V}$ )




Crosstalk 4 vs. Temperature

( $V^+ = 5\text{ V}$ )









Crosstalk 5 vs. Temperature

( $V^+ = 5\text{ V}$ )




■ TYPICAL CHARACTERISTICS



## TYPICAL CHARACTERISTICS


**Differential Phase 1 vs. Operating Voltage**

( $T_a = 25^\circ\text{C}$ )




**Offset Voltage 1 vs. Operating Voltage**

( $T_a = 25^\circ\text{C}$ )




**Crosstalk 1 vs. Operating Voltage**

( $T_a = 25^\circ\text{C}$ )




**Crosstalk 2 vs. Operating Voltage**

( $T_a = 25^\circ\text{C}$ )




**Crosstalk 3 vs. Operating Voltage**

( $T_a = 25^\circ\text{C}$ )



**Crosstalk 4 vs. Operating Voltage**


( $T_a = 25^\circ\text{C}$ )



■ TYPICAL CHARACTERISTICS


Crosstalk 5 vs. Operating Voltage

( $T_a = 25^\circ\text{C}$ )




Crosstalk 6 vs. Operating Voltage

( $T_a = 25^\circ\text{C}$ )




Switch Change Over 1 vs. Operating Voltage

( $T_a = 25^\circ\text{C}$ )




Voltage Gain 1 vs. Frequency Feature

( $T_a = 25^\circ\text{C}$ )




Differential Gain 1 vs. Load Resistor

( $T_a = 25^\circ\text{C}$ )



Differential Phase 1 vs. Load Resistor

( $T_a = 25^\circ\text{C}$ )






## ■ TYPICAL CHARACTERISTICS


Differential Gain 1 vs. APL

(Ta=25°C)






Differential Phase 1 vs. APL

(Ta=25°C)



Total Harmonic Distortion vs. Load Resistor

(Ta=25°C)



## 2-INPUT 3CHANNEL VIDEO SWITCH

## ■ GENERAL DESCRIPTION

NJM2284 is a switching IC for switching over from one audio or video input signal to another. Internalizing 2 inputs, 1 output, and then each set of 3 can be operated independently. One of them is a Clamp type" and it can be operated while DC level fixed in position of the video signal. It is a higher efficiency video switch, featuring the operating supply voltage 4.75 to 13.0V, the frequency feature 10MHz, and then the Crosstalk 75dB (at 4.43MHz).

## ■ FEATURES

- 2 Input-1 Output Internalizing 3 Circuits (one of them is a Clamp type).
- Wide Operating Voltage
- Crosstalk 75dB(at 4.43MHz)
- Wide Bandwidth Frequency Feature 10MHz(2V<sub>P-P</sub> Input)
- Package Outline DIP-16, DMP-16, SSOP-16


## ■ RECOMMENDED OPERATING CONDITION

- Supply Voltage V<sup>+</sup> 4.75~13.0V

## ■ APPLICATIONS


- VCR, Video Camera, AV-TV, Video Disk Player.

## ■ BLOCK DIAGRAM




NJM2284D  
NJM2284M  
NJM2284V

## ■ PACKAGE OUTLINE



NJM2284D



NJM2284M



NJM2284V

## ■ MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V'	14	V
Power Dissipation	Pd	(DIP16) 700	mW
		(DMP16) 350	mW
		(SSOP16) 300	mW
Operating Temperature Range	Topr	-20~+75	°C
Storage Temperature Range	Tstg	-40~+125	°C

## ■ ELECTRICAL CHARACTERISTICS

(V+=5V, Ta=25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Current (1)	ICC1	V+=5V (Note1)	8.1	11.6	15.1	mA
Operating Current (2)	ICC2	V+=9V (Note1)	10.2	14.6	19.0	mA
Voltage Gain	Gv	V <sub>I</sub> = 100kHz, 2V <sub>P-P</sub> , V <sub>O</sub> /V <sub>I</sub>	-0.6	-0.1	+0.4	dB
Frequency Gain	G <sub>F</sub>	V <sub>I</sub> = 2V <sub>P-P</sub> , V <sub>O</sub> (10MHz)/V <sub>O</sub> (100kHz)	-1.0	0	+1.0	dB
Differential Gain	DG	V <sub>I</sub> = 2V <sub>P-P</sub> , Standard Staircase Signal	—	0.3	—	%
Differential Phase	DP	V <sub>I</sub> = 2V <sub>P-P</sub> , Standard Staircase Signal	—	0.3	—	deg
Output Offset Voltage	V <sub>OS</sub>	(Note2)	-10	0	+10	mV
Crosstalk	CT	V <sub>I</sub> = 2V <sub>P-P</sub> , 4.43MHz, V <sub>O</sub> /V <sub>I</sub>	—	-75	—	dB
Switch Change Over Voltage	V <sub>CH</sub>	All inside Switch ON	2.5	—	—	V
Switch Change Over Voltage	V <sub>CL</sub>	All inside Switch OFF	—	—	1.0	V

(Note1) S1=S2=S3=S4=S5=S6=S7=1


(Note2) S1=S2=S3=S4=S5=S6=1, S7=1→2 Measure the output DC voltage difference

## ■ TERMINAL EXPLANATION

PIN No.	PIN NAME	VOLTAGE	INSIDE EQUIVALENT CIRCUIT
16 1 11 14	IN 1 A IN 1 B IN 2 A IN 2 B (Input)	2.5V	
8 9	IN 3 A IN 3 B (Input)	1.5V	
2 12 7	CTL 1 CTL 2 CTL 3 (Switching)		
3 5	OUT 1 OUT 2	1.8V	
6	OUT 3 (Output)	0.8V	
13	V+	5V	
15 4 10	GND 1 GND 2 GND 3		







# NJM2284

## ■ TEST CIRCUIT



Parameter	S 1	S 2	S 3	S 4	S 5	S 6	S 7	S 8	Test Part
I <sub>CC1</sub>	1	1	1	1	1	1	1	1	V <sup>+</sup>
I <sub>CC2</sub>	1	1	1	1	1	1	1	1	
G <sub>v1</sub>	2	1	1	1	1	1	1	1	v <sub>0</sub>
G <sub>f1</sub>	2	1	1	1	1	1	1	1	
DG <sub>1</sub>	2	1	1	1	1	1	1	1	
DP <sub>1</sub>	2	1	1	1	1	1	1	1	
CT 1	2	1	1	1	1	1	2	1	v <sub>0</sub>
CT 2	1	2	1	1	1	1	1	1	
CT 3	1	1	2	1	1	1	2	2	
CT 4	1	1	1	2	1	1	1	2	
CT 5	1	1	1	1	2	1	2	3	
CT 6	1	1	1	1	1	2	1	3	
V <sub>OS1</sub>	1	1	1	1	1	1	1/2	1	V <sub>0</sub>
V <sub>C1</sub>	1/2	2/1	1	1	1	1	V <sub>c</sub>	1	V <sub>c</sub>
THD	2	1	1	1	1	1	1	1	v <sub>0</sub>


## ■ TYPICAL CHARACTERISTICS



## TYPICAL CHARACTERISTICS


### Offset Voltage 1 vs. Temperature

( $V^+ = 5V$ )




### Crosstalk 1 vs. Temperature

( $V^+ = 5V$ )




### Crosstalk 2 vs. Temperature

( $V^+ = 5V$ )




### Crosstalk 3 vs. Temperature

( $V^+ = 5V$ )




### Crosstalk 4 vs. Temperature

( $V^+ = 5V$ )




### Crosstalk 5 vs. Temperature

( $V^+ = 5V$ )




■ TYPICAL CHARACTERISTICS


Crosstalk 6 vs. Temperature




Switch Change Over 1 vs. Temperature




Operating Current vs. Operating Voltage




Voltage Gain 1 vs. Operating Voltage



Frequency Gain 1 vs. Operating Voltage



Differential Gain 1 vs. Operating Voltage






## TYPICAL CHARACTERISTICS


### Differential Phase 1 vs. Operating Voltage

( $T_a = 25^\circ\text{C}$ )




### Offset Voltage 1 vs. Operating Voltage

( $T_a = 25^\circ\text{C}$ )




### Crosstalk 1 vs. Operating Voltage

( $T_a = 25^\circ\text{C}$ )




### Crosstalk 2 vs. Operating Voltage

( $T_a = 25^\circ\text{C}$ )




### Crosstalk 3 vs. Operating Voltage

( $T_a = 25^\circ\text{C}$ )




### Crosstalk 4 vs. Operating Voltage

( $T_a = 25^\circ\text{C}$ )




■ TYPICAL CHARACTERISTICS


Crosstalk 5 vs. Operating Voltage




Crosstalk 6 vs. Operating Voltage




Switch Change Over 1 vs. Operating Voltage




Differential Gain vs. APL



Voltage Gain 1 vs. Frequency Feature




Differential Gain 1 vs. Load Resistor



## TYPICAL CHARACTERISTICS


### Differential Gain 5 vs. Load Resistor

( $T_a = 25^\circ\text{C}$ )




### Differential Phase 1 vs. Load Resistor

( $T_a = 25^\circ\text{C}$ )




### Differential Phase 5 vs. Load Resistor

( $T_a = 25^\circ\text{C}$ )




### Differential Gain 1 vs. APL

( $T_a = 25^\circ\text{C}$ )




### Differential Phase 1 vs. APL

( $T_a = 25^\circ\text{C}$ )



### Differential Phase 5 vs. APL


( $T_a = 25^\circ\text{C}$ )



# ■ TYPICAL CHARACTERISTICS

Total Harmonic Distortion 1 vs. Load Resistor

(Ta = 25°C)



## 2-INPUT 3CHANNEL VIDEO SWITCH

## ■ GENERAL DESCRIPTION

NJM2285 is a switching IC for switching over from one audio or video input signal to another. Internalizing 2 inputs, 1 output, and then each set of 3 can be operated independently. Two of them are "Clamp type", and they can be operated while setting DC level fixed in position of the video signal. It is a higher efficiency video switch, featuring the operating supply voltage 5 to 12V, the frequency feature 10MHz, and then the crosstalk 75dB (at 4.43MHz).


## ■ FEATURES

- 2 Input-1 Output
- Internalizing 3 Circuits (Two of them are Clamp type).
- Wide Operating Supply Voltage (4.75 ~ 13.0V)
- Crosstalk 75dB(at 4.43MHz)
- Wide Bandwidth Frequency Feature 10MHz(2V<sub>P-P</sub> Input)
- Package Outline DIP16, DMP16, SSOP16
- Bipolar Technology

## ■ APPLICATIONS


- VCR, Video Camera, AV-TV, Video Disk Player.

## ■ BLOCK DIAGRAM




NJM2285D  
NJM2285M  
NJM2285V

## ■ PACKAGE OUTLINE



NJM2285D



NJM2285M



NJM2285V

## ■ MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V*	14	V
Power Dissipation	Pd	(DIP16) 700	mW
		(DMP16) 350	mW
		(SSOP16) 300	mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C


## ■ ELECTRICAL CHARACTERISTICS

(V\*=5V, Ta=25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Current (1)	I <sub>CC1</sub>	V* = 5V (Note1)	8.0	11.4	14.8	mA
Operating Current (2)	I <sub>CC2</sub>	V* = 9V (Note1)	10.0	14.3	18.6	mA
Voltage Gain	G <sub>v</sub>	V <sub>i</sub> = 100kHz, 2V <sub>P-P</sub> , V <sub>O</sub> /V <sub>i</sub>	-0.6	-0.1	+0.4	dB
Frequency Gain	G <sub>F</sub>	V <sub>i</sub> = 2V <sub>P-P</sub> , V <sub>O</sub> (10MHz)/V <sub>O</sub> (100kHz)	-1.0	0	+1.0	dB
Differential Gain	DG	V <sub>i</sub> = 2V <sub>P-P</sub> , Standard Staircase Signal	—	0.3	—	%
Differential Phase	DP	V <sub>i</sub> = 2V <sub>P-P</sub> , Standard Staircase Signal	—	0.3	—	deg
Output offset Voltage	V <sub>OS</sub>	(Note2)	-10	0	+10	mV
Crosstalk	CT	V <sub>i</sub> = 2V <sub>P-P</sub> , 4.43MHz, V <sub>O</sub> /V <sub>i</sub>	—	-75	—	dB
Switch Change Over Voltage	V <sub>CH</sub>	All inside Switches ON	2.5	—	—	V
Switch Change Over Voltage	V <sub>CL</sub>	All inside Switches OFF	—	—	1.0	V

(Note1) S1=S2=S3=S4=S5=S6=S7=1


(Note2) S1=S2=S3=S4=S5=S6=1, S7=1→2 Measure the output DC voltage difference



## ■ TERMINAL EXPLANATION

PIN No.	PIN NAME	VOLTAGE	INSIDE EQUIVALENT CIRCUIT
16 1	IN 1 A IN 1 B (Input)	2.5V	
11 14 8 9	IN 2 A IN 2 B IN 3 A IN 3 B (Input)	1.5V	
2 12 7	CTL 1 CTL 2 CTL 3 (Switching)		
3	OUT 1	1.8V	
5 6	OUT 2 OUT 3 (Output)	0.8V	
13	V+	5 V	
15 4 10	GND 1 GND 2 GND 3		







## ■ TEST CIRCUIT



Parameter	S 1	S 2	S 3	S 4	S 5	S 6	S 7	S 8	Test Part
I <sub>cc1</sub>	1	1	1	1	1	1	1	1	V <sup>+</sup>
I <sub>cc2</sub>	1	1	1	1	1	1	1	1	
G <sub>v1</sub>	2	1	1	1	1	1	1	1	v <sub>0</sub>
G <sub>f1</sub>	2	1	1	1	1	1	1	1	
DG <sub>1</sub>	2	1	1	1	1	1	1	1	
DP <sub>1</sub>	2	1	1	1	1	1	1	1	
CT 1	2	1	1	1	1	1	2	1	v <sub>0</sub>
CT 2	1	2	1	1	1	1	1	1	
CT 3	1	1	2	1	1	1	2	2	
CT 4	1	1	1	2	1	1	1	2	
CT 5	1	1	1	1	2	1	2	3	
CT 6	1	1	1	1	1	2	1	3	
V <sub>os1</sub>	1	1	1	1	1	1	1/2	1	V <sub>0</sub>
V <sub>c1</sub>	1/2	2/1	1	1	1	1	V <sub>c</sub>	1	V <sub>c</sub>
THD	2	1	1	1	1	1	1	1	v <sub>0</sub>




## TYPICAL CHARACTERISTICS



## TYPICAL CHARACTERISTICS


### Offset Voltage 1 vs. Temperature

( $V^+ = 5\text{ V}$ )




### Crosstalk 1 vs. Temperature

( $V^+ = 5\text{ V}$ )




### Crosstalk 2 vs. Temperature

( $V^+ = 5\text{ V}$ )




### Crosstalk 3 vs. Temperature

( $V^+ = 5\text{ V}$ )




### Crosstalk 4 vs. Temperature

( $V^+ = 5\text{ V}$ )









### Crosstalk 5 vs. Temperature

( $V^+ = 5\text{ V}$ )




## TYPICAL CHARACTERISTICS



## ■ TYPICAL CHARACTERISTICS


### Differential Phase 1 vs. Operating Voltage

( $T_a = 25^\circ\text{C}$ )




### Offset Voltage 1 vs. Operating Voltage

( $T_a = 25^\circ\text{C}$ )




### Crosstalk 1 vs. Operating Voltage

( $T_a = 25^\circ\text{C}$ )




### Crosstalk 2 vs. Operating Voltage

( $T_a = 25^\circ\text{C}$ )




### Crosstalk 3 vs. Operating Voltage

( $T_a = 25^\circ\text{C}$ )




### Crosstalk 4 vs. Operating Voltage

( $T_a = 25^\circ\text{C}$ )




## TYPICAL CHARACTERISTICS


Crosstalk 5 vs. Operating Voltage  $V^+$  (V)




Crosstalk 6 vs. Operating Voltage  $V^+$  (V)




Switch Change Over 1 vs. Operating Voltage




Voltage Gain 1 vs. Frequency



Differential Gain 1 vs. Load Resistor




Differential Gain 3 vs. Load Resistor



■ TYPICAL CHARACTERISTICS


Differential Phase 1 vs. Load Resistor

( $T_a = 25^\circ\text{C}$ )




Differential Phase 3 vs. Load Resistor

( $T_a = 25^\circ\text{C}$ )




Differential Gain 1 vs. APL

( $T_a = 25^\circ\text{C}$ )




Differential Gain 3 vs. APL

( $T_a = 25^\circ\text{C}$ )




Differential Phase 1 vs. APL

( $T_a = 25^\circ\text{C}$ )



Differential Phase 3 vs. APL

( $T_a = 25^\circ\text{C}$ )








## 2-INPUT 3CHANNEL VIDEO SWITCH


## ■ GENERAL DESCRIPTION

NJM2286 is a switching IC for switching over from one audio or video input signal to another. Internalizing 2 inputs, 1 output, and then each set of 3 can be operated independently. They are a "Clamp type" and it can be operated while DC level fixed in position of the video signal. It is a higher efficiency video switch, featuring the operating supply voltage 4.75 to 13.0V, the frequency feature 10MHz, and then the Crosstalk 75dB (at 4.43MHz).

## ■ PACKAGE OUTLINE



NJM2286D



NJM2286M


## ■ FEATURES

- 2 Input-1 Output Internalizing 3 Circuits (Clamp type).
- Wide Operating Voltage (4.75 ~ 13.0V)
- Crosstalk 75dB(at 4.43MHz)
- Wide Bandwidth Frequency Feature 10MHz(2V<sub>P-P</sub> Input)
- Package Outline DIP16, DMP16
- Bipolar Technology

## ■ APPLICATIONS

- VCR, Video Camera, AV-TV, Video Disk Player.

## ■ BLOCK DIAGRAM





■ MAXIMUM RATINGS

(Ta=25℃)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V*	14	V
Power Dissipation	P <sub>D</sub>	(DIP16) 700	mW
		(DMP16) 350	mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	℃
Storage Temperature Range	T <sub>stg</sub>	-40~+125	℃

■ ELECTRICAL CHARACTERISTICS

(V\*=5V, Ta=25℃)


PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Current (1)	I <sub>CC1</sub>	V*=5V (Note1)	8.0	11.4	14.8	mA
Operating Current (2)	I <sub>CC2</sub>	V*=9V (Note1)	10.0	14.3	18.6	mA
Voltage Gain	G <sub>v</sub>	V <sub>i</sub> = 100kHz, 2V <sub>P-P</sub> , V <sub>O</sub> /V <sub>i</sub>	-0.6	-0.1	+0.4	dB
Frequency Gain	G <sub>F</sub>	V <sub>i</sub> = 2V <sub>P-P</sub> , V <sub>O</sub> (10MHz)/V <sub>O</sub> (100kHz)	-1.0	0	+1.0	dB
Differential Gain	DG	V <sub>i</sub> = 2V <sub>P-P</sub> , Standard Staircase Signal	—	0.3	—	%
Differential Phase	DP	V <sub>i</sub> = 2V <sub>P-P</sub> , Standard Staircase Signal	—	0.3	—	deg
Output Offset Voltage	V <sub>OS</sub>	(Note2)	-10	0	+10	mV
Crosstalk	CT	V <sub>i</sub> = 2V <sub>P-P</sub> , 4.43MHz, V <sub>O</sub> /V <sub>i</sub>	—	-75	—	dB
Switch Change Over Voltage	V <sub>CH</sub>	All inside Switch ON	2.5	—	—	V
Switch Change Over Voltage	V <sub>CL</sub>	All inside Switch OFF	—	—	1.0	V

(Note1) S1=S2=S3=S4=S5=S6=S7=1

(Note2) S1=S2=S3=S4=S5=S6=1, S7=1→2 Measure the output DC voltage difference



■ TEST CIRCUIT



PARAMETER	S 1	S 2	S 3	S 4	S 5	S 6	S 7	S 8	TEST PART
I <sub>CC1</sub>	1	1	1	1	1	1	1	1	V <sup>+</sup>
I <sub>CC2</sub>	1	1	1	1	1	1	1	1	
G <sub>v1</sub>	2	1	1	1	1	1	1	1	v <sub>0</sub>
G <sub>f1</sub>	2	1	1	1	1	1	1	1	
DG <sub>1</sub>	2	1	1	1	1	1	1	1	
DP <sub>1</sub>	2	1	1	1	1	1	1	1	
CT 1	2	1	1	1	1	1	2	1	v <sub>0</sub>
CT 2	1	2	1	1	1	1	1	1	
CT 3	1	1	2	1	1	1	2	2	
CT 4	1	1	1	2	1	1	1	2	
CT 5	1	1	1	1	2	1	2	3	
CT 6	1	1	1	1	1	2	1	3	
V <sub>OS1</sub>	1	1	1	1	1	1	1/2	1	V <sub>0</sub>
V <sub>C1</sub>	1/2	2/1	1	1	1	1	V <sub>C</sub>	1	V <sub>C</sub>
THD	2	1	1	1	1	1	1	1	v <sub>0</sub>


## ■ TERMINAL EXPLANATION

PIN No.	PIN NAME	VOLTAGE	INSIDE EQUIVALENT CIRCUIT
16 1 11 14 8 9	IN 1 A IN 1 B IN 2 A IN 2 B IN 3 A IN 3 B (Input)	1.5V	
2 12 7	CTL 1 CTL 2 CTL 3 (Switching)		
3 5 6	OUT 1 OUT 2 OUT 3 (Output)	0.8V	
13	V+	5 V	
15 4 10	GND 1 GND 2 GND 3		

■ TYPICAL CHARACTERISTICS


Operating Current 1 vs. Temperature

( $V^+ = 9V$ )




Operating Current vs. Operating Voltage

( $T_a = 25^\circ C$ )




Voltage Gain 1 vs. Temperature

( $V^+ = 5V$ )




Frequency Gain 1 vs. Temperature

( $V^+ = 5V$ )




Differential Gain 1 vs. Temperature

( $V^+ = 5V$ )



Differential Phase 1 vs. Temperature


( $V^+ = 5V$ )



## ■ TYPICAL CHARACTERISTICS


Offset Voltage vs. Temperature

( $V^+ = 5\text{ V}$ )




Crosstalk 1 vs. Temperature

( $V^+ = 5\text{ V}$ )




Crosstalk 2 vs. Temperature

( $V^+ = 5\text{ V}$ )




Crosstalk 3 vs. Temperature

( $V^+ = 5\text{ V}$ )




Crosstalk 4 vs. Temperature

( $V^+ = 5\text{ V}$ )









Crosstalk 5 vs. Temperature

( $V^+ = 5\text{ V}$ )




■ TYPICAL CHARACTERISTICS



## ■ TYPICAL CHARACTERISTICS


**Differential Phase 1 vs. Operating Voltage**

( $T_a = 25^\circ\text{C}$ )




**Offset Voltage 1 vs. Operating Voltage**

( $T_a = 25^\circ\text{C}$ )




**Crosstalk 1 vs. Operating Voltage**

( $T_a = 25^\circ\text{C}$ )




**Crosstalk 2 vs. Operating Voltage**

( $T_a = 25^\circ\text{C}$ )




**Crosstalk 3 vs. Operating Voltage**

( $T_a = 25^\circ\text{C}$ )



**Crosstalk 4 vs. Operating Voltage**

( $T_a = 25^\circ\text{C}$ )






■ TYPICAL CHARACTERISTICS


Crosstalk 5 vs. Operating Voltage

( $T_a = 25^\circ\text{C}$ )




Crosstalk 6 vs. Operating Voltage

( $T_a = 25^\circ\text{C}$ )




Switch Change Over 1 vs. Operating Voltage

( $T_a = 25^\circ\text{C}$ )




Voltage Gain 1 vs. Frequency Feature

( $T_a = 25^\circ\text{C}$ )




Differential Gain 3 vs. Load Resistor

( $T_a = 25^\circ\text{C}$ )



Differential Phase 3 vs. Load Resistor

( $T_a = 25^\circ\text{C}$ )






## TYPICAL CHARACTERISTICS





Differential Gain 3 vs. APL

( $T_a = 25^\circ\text{C}$ )



Differential Phase 3 vs. APL

( $T_a = 25^\circ\text{C}$ )



## 4-INPUT 1MUTE VIDEO SWITCH


## ■ GENERAL DESCRIPTION

The NJM2293 is a switching IC for switching over from one audio or video input signal to another. It is a higher efficiency video switch, featuring the operating voltage 4.75 to 13V, the frequency feature 7MHz, and then the Crosstalk 75dB (at 4.43MHz).


## ■ FEATURES

- 4 Input-1 Output
- Operating Voltage (+4.75V ~ +13V)
- Crosstalk 75dB (at 4.43MHz)
- Wide Bandwidth Frequency 7MHz (2V<sub>P-P</sub> Input)
- Package Outline DIP16, DMP16
- Bipolar Technology

## ■ PACKAGE OUTLINE



NJM2293D



NJM2293M


## ■ RECOMMENDED OPERATING CONDITION

- Operating Voltage V<sup>+</sup> 4.75 ~ 13.0V

## ■ APPLICATIONS

- VCR, Video Camera, AV-TV, Video Disk Player.

## ■ BLOCK DIAGRAM



( $T_a=25^\circ\text{C}$ )

( $V^+ = 5\text{V}$ ,  $T_a = 25^\circ\text{C}$ )

(Note1)  $S1=S2=S3=S4=S5=S6=S7=1$

(Note2)  $S1=S2=S3=S4=1$  Measure the output DC voltage difference

a)  $S_5=S_6=S_7=1$ , b)  $S_7=2$ ,  $S_5=S_6=1$

c)  $S_6=2$ ,  $S_5=1$  d)  $S_5=2$

■ TERMINAL EXPLANATION


PIN NO.	PIN NAME	VOLTAGE	INSIDE EQUIVALENT CIRCUIT
7 9 14 16	IN 1 IN 2 IN 3 IN 4 (Input)	2.5V	
8 12 3	CTL1 CTL2 CTL3 (Switching)		
1	OUT (Output)	1.8V	
6	V+	5 V	
5 10 15	GND 1 GND 2 GND 3		

## 3-INPUT/2-INPUT VIDEO SWITCH


## ■ GENERAL DESCRIPTION

The NJM2503 is a switching IC for switching over from one audio or video input signal to another. Internalizing 3 input-1 output, and 2 input-1 output and then each set can be operated independently. It is a higher efficiency video switch, featuring the operating voltage 4.75 to 13V, the frequency feature 10MHz, and then the Crosstalk 75dB (at 4.43MHz).

## ■ PACKAGE OUTLINE



NJM2503D



NJM2503M

## ■ FEATURES

- Operating Voltage (+4.75V ~ +13V)
- 3 Input-1 Output/2 Input output
- Crosstalk 75dB(at 4.43MHz)
- Wide Bandwidth Frequency 10MHz(2V<sub>P-P</sub> Input)
- Package Outline DIP16, DMP16
- Bipolar Technology


## ■ RECOMMENDED OPERATING CONDITION

- Operating Voltage V<sup>+</sup> 4.75~13.0V

## ■ APPLICATIONS

- VCR, Video Camera, AV-TV, Video Disk Player.

## ■ BLOCK DIAGRAM

NJM2503D  
NJM2503M

## ■ MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V*	14	V
Power Dissipation	P <sub>D</sub>	(DIP 16) 700 (DMP 16) 350	mW mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C

## ■ ELECTRICAL CHARACTERISTICS

(V\*=5V, Ta=25°C)


PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Current (1)	I <sub>cc1</sub>	V*=5V (Note1)	6.8	9.8	12.8	mA
Operating Current (2)	I <sub>cc2</sub>	V*=9V (Note1)	8.7	12.5	16.3	mA
Voltage Gain	G <sub>v</sub>	V <sub>i</sub> = 100kHz, 2V <sub>P-P</sub> , V <sub>O</sub> /V <sub>i</sub>	-0.6	-0.1	+0.4	dB
Frequency Gain	G <sub>F</sub> 1	V <sub>i</sub> = 2V <sub>P-P</sub> , V <sub>O</sub> (10MHz)/V <sub>O</sub> (100kHz)	-1.0	0	+1.0	dB
Differential Gain	DG	V <sub>i</sub> = 2V <sub>P-P</sub> , Standard Staircase Signal	—	0.3	—	%
Differential Phase	DP	V <sub>i</sub> = 2V <sub>P-P</sub> , Standard Staircase Signal	—	0.3	—	deg
OutPut offset Voltage (1)	V <sub>os1</sub>	(Note2)	-10	0	+10	mV
OutPut offset Voltage (2)	V <sub>os2</sub>	(Note3)	-25	0	+25	mV
Crosstalk	CT	V <sub>i</sub> = 2V <sub>P-P</sub> , 4.43MHz, V <sub>O</sub> /V <sub>i</sub>	—	-75	—	dB
Switch Change Over Voltage	V <sub>CH</sub>	All inside Switches ON	2.5	—	—	V
Switch Change Over Voltage	V <sub>CL</sub>	All inside Switches OFF	—	—	1.0	V

(Note1) S1=S2=S3=S4=S5=S6=S7=1

(Note2) S1=S2=S3=S4=S5=1, S8=2, S7=1, S6=1→2 Measure the output DC voltage difference

(Note3) S1=S2=S3=S4=S5=1, S8=1, S7=1, S6=1→2 (S6=1, S7=1→2) Measure the output DC voltage difference

## ■ TEST CIRCUIT



## ■ TERMINAL EXPLANATION

PIN No.	PIN NAME	VOLTAGE	INSIDE EQUIVALENT CIRCUIT
8 9 11 16 1	IN 1 A IN 1 B IN 1 C IN 2 A IN 2 B (Input)	2.5V $\left(\frac{1}{2}V^+\right)$	
7 12 2	CTL 1 A CTL 1 B CTL 2 (Switching)		
5	OUT 1 (Output)	1.8V $\left(\frac{1}{2}V^+ - 0.7\right)$	
3	OUT 2 (Output)	1.8V $\left(\frac{1}{2}V^+ - 0.7\right)$	
13	V <sup>+</sup>	5 V	
15 4 10	GND 1 GND 2 GND 3		

## 3-INPUT/2-INPUT VIDEO SWITCH

## ■ GENERAL DESCRIPTION

The NJM2506 is video switch for video and audio signal. It contains 3 input-1 output and 2 input-1 output video switch. 3 input-1 output switch has clamp function and so is applied to fixed DC level of video signal. Its operating voltage is 4.75 to 13V and bandwidth is 10MHz. Crosstalk is 75dB (at  $f=4.43\text{MHz}$ ).

## ■ FEATURES

- Wide Operating Supply Range (+4.75V ~ +13V)
- 3 Input-1 Output and 2 Input-1 Output
- Internal Clamp Function
- Crosstalk 75dB (at 4.43MHz)
- Wide Frequency Range 10MHz (2V<sub>P-P</sub> Input)
- Package Outline DIP16, DMP16, SSOP16
- Bipolar Technology


## ■ RECOMMENDED OPERATING CONDITION

- Operating Voltage V<sup>+</sup> 4.75~13.0V


## ■ APPLICATION

- VCR, Video Camera, AV-TV, Video Disk Player.

## ■ BLOCK DIAGRAM



## ■ PACKAGE OUTLINE





## ■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V <sup>+</sup>	14	V
Power Dissipation	P <sub>D</sub>	(DIP16) 700	mW
		(DMP16) 350	mW
		(SSOP16) 300	mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C

## ■ ELECTRICAL CHARACTERISTICS

(V<sup>+</sup>=5V, Ta=25°C)


PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Current (1)	I <sub>CC1</sub>	V <sup>+</sup> =5V (Note1)	6.7	9.7	12.7	mA
Operating Current (2)	I <sub>CC2</sub>	V <sup>+</sup> =9V (Note1)	8.6	12.3	16.0	mA
Voltage Gain	G <sub>v</sub>	V <sub>i</sub> = 2V <sub>P-P</sub> /100kHz, V <sub>O</sub> /V <sub>i</sub>	-0.6	-0.1	+0.4	dB
Frequency Response	G <sub>f</sub>	V <sub>i</sub> = 2V <sub>P-P</sub> , V <sub>O</sub> (10MHz/100kHz)	-1.0	0	+1.0	dB
Differential Gain	DG	V <sub>i</sub> = 2V <sub>P-P</sub> , Staircase Signal	—	0.3	—	%
Differential Phase	DP	V <sub>i</sub> = 2V <sub>P-P</sub> , Staircase Signal	—	0.3	—	deg
Output Offset Voltage (1)	V <sub>OS1</sub>	(Note2)	-10	0	+10	mV
Output Offset Voltage (2)	V <sub>OS2</sub>	(Note3)	-30	0	+30	mV
Crosstalk	CT	V <sub>i</sub> = 2V <sub>P-P</sub> , 4.43MHz, V <sub>O</sub> /V <sub>i</sub>	—	-75	—	dB
Switch Change Voltage	V <sub>CH</sub>	All inside SW: ON	2.5	—	—	V
Switch Change Voltage	V <sub>CL</sub>	All inside SW: OFF	—	—	1.0	V

(Note 1): S1=S2=S3=S4=S5=S6=S7=1

(Note 2): Output DC Voltage Difference is tested on S6=1→2, S1=S2=S3=S4=S5=1, S8=2 and S7=1

(Note 3): Output DC Voltage Difference is tested on S6=1→2, S7=1(or S6=1, S7=1→2), S1=S2=S3=S4=S5=1 and S8=1

## ■ TEST CIRCUIT




## PIN FUNCTION


PIN No.	PIN NAME	DC VOLTAGE	INSIDE EQUIVALENT CIRCUIT
16 1	IN 2 A IN 2 B [Input]	2.5V	
8 9 11	IN 1 A IN 1 B IN 1 C [Input]	1.5V	
7 12 2	CTL 1 A CTL 1 B CTL 2 [Control]		
5	OUT 1 [Output]	1.8V	
3	OUT 2 [Output]	0.8V	
13	V+	5 V	
15 4 10	GND 1 GND 2 GND 3		

## TYPICAL CHARACTERISTICS ( $T_a = +25^\circ\text{C}$ )


### Operating Current vs. Operating Voltage




### Operating Current vs. Ambient Temperature




### Operating Current vs. Ambient Temperature




### Voltage Gain vs. Operating Voltage









### Voltage Gain vs. Frequency









### Voltage Gain vs. Ambient Temperature



■ TYPICAL CHARACTERISTICS ( $T_a = +25^\circ\text{C}$ )




## ■ TYPICAL CHARACTERISTICS (Ta = +25°C)



■ TYPICAL CHARACTERISTICS ( $T_a = +25^\circ\text{C}$ )


Differential Gain vs. APL

( $T_a = 25^\circ\text{C}$ ,  $V^+ = 5\text{V}$ )




Differential Phase vs. APL

( $T_a = 25^\circ\text{C}$ ,  $V^+ = 5\text{V}$ )




Differential Gain vs. Load

( $T_a = 25^\circ\text{C}$ ,  $V^+ = 5\text{V}$ )




Differential Phase vs. Load

( $T_a = 25^\circ\text{C}$ ,  $V^+ = 5\text{V}$ )




Differential Gain vs. APL

( $T_a = 25^\circ\text{C}$ ,  $V^+ = 5\text{V}$ )




Differential Phase vs. APL

( $T_a = 25^\circ\text{C}$ ,  $V^+ = 5\text{V}$ )




## ■ TYPICAL CHARACTERISTICS ( $T_a = +25^\circ\text{C}$ )


Crosstalk(IN2A to OUT2)vs. Operating Voltage




Crosstalk(IN2A to OUT2)vs. Ambient Temperature




Crosstalk(IN1B to OUT1)vs. Operating Voltage




Crosstalk(IN1B to OUT1)vs. Ambient Temperature



Crosstalk(IN1B to OUT1)vs. Operating Voltage





Crosstalk(IN1B to OUT1)vs. Ambient Temperature





■ TYPICAL CHARACTERISTICS ( $T_a = +25^\circ\text{C}$ )





## 3-INPUT/2-INPUT VIDEO SWITCH

## ■ GENERAL DESCRIPTION

The NJM2508 is video switch for video and audio signal. It contains 3 input-1 output and 2 input-1 output video switch. One input terminal has clamp function and so is applied to fixed DC level of video signal. Its operating voltage is 4.75 to 13V and bandwidth is 10MHz. Crosstalk is 75dB (at  $f=4.43\text{MHz}$ ).

## ■ FEATURES

- Operating Voltage (+4.75V ~ +13V)
- 3 Input-1 Output and 2 Input-1 Output
- Crosstalk 75dB(at 4.43MHz)
- Wide Frequency Range 10MHz(2V<sub>P-P</sub> Input)
- Package Outline DIP16, DMP16, SSOP16
- Bipolar Technology


## ■ RECOMMENDED OPERATING CONDITION

- Operating Voltage V<sup>+</sup> 4.75~13.0V


## ■ APPLICATION

- VTR, Video Camera, AV-TV, Video Disk Player.

## ■ BLOCK DIAGRAM



## ■ PACKAGE OUTLINE



## ■ ABSOLUTE MAXIMUM RATINGS

 $(T_a = 25^\circ\text{C})$ 

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V <sup>+</sup>	14	V
Power Dissipation	P <sub>D</sub>	(DIP16) 700 (DMP16) 350 (SSOP16) 300	mW mW mW
Operating Temperature Range	T <sub>opr</sub>	−20~+75	℃
Storage Temperature Range	T <sub>stg</sub>	−40~+125	℃

## ■ ELECTRICAL CHARACTERISTICS


 $(V^+ = 5V, T_a = 25^\circ C)$ 

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Current 1	I <sub>CC1</sub>	V <sup>+</sup> =5V (Note1)	6.6	9.4	12.3	mA
Operating Current 2	I <sub>CC2</sub>	V <sup>+</sup> =9V (Note1)	8.0	11.5	15.0	mA
Voltage Gain	G <sub>V</sub>	V <sub>I</sub> =2V <sub>P-P</sub> /100kHz, V <sub>O</sub> /V <sub>I</sub>	-0.6	-0.1	+0.4	dB
Frequency Response	G <sub>f</sub>	V <sub>I</sub> =2V <sub>P-P</sub> , V <sub>O</sub> (10MHz/100MHz)	-1.0	0	+1.0	dB
Differential Gain	DG	V <sub>I</sub> =2V <sub>P-P</sub> Staircase Signal	—	0.3	—	%
Differential Phase	DP	V <sub>I</sub> =2V <sub>P-P</sub> Staircase Signal	—	0.3	—	deg
Output Offset Voltage	V <sub>OS</sub>	(Note2)	-10	0	+10	mV
Crosstalk	CT	V <sub>I</sub> =2V <sub>P-P</sub> , 4.43MHz, V <sub>O</sub> /V <sub>I</sub>	—	-75	—	dB
Switch Change Voltage	V <sub>CH</sub>	All inside SW: ON	2.5	—	—	V
Switch Change Voltage	V <sub>CL</sub>	All inside SW: OFF	—	—	1.0	V

(Note1)  $S1=S2=S3=S4=S5=S6=S7=1$

(Note2) Output DC Voltage Difference is tested on  $S6=1 \rightarrow 2$ ,  $S1=S2=S3=S4=S5=1$ ,  $S8=2$  and  $S7=1$

### ■ TEST CIRCUIT




## PIN FUNCTION


PIN NO.	PIN NAME	DC VOLTAGE	INSIDE EQUIVALENT CIRCUIT
16 1	IN 2 A IN 2 B (Input)	2.5V	
8	IN 1 A (Input)	1.5V	
9 11	IN 1 B IN 1 C (Input)		
7 12 2	CTL 1 A CTL 1 B CTL 2 (Control)		
5	OUT 1 (Output)	1.8V	
3	OUT 2 (Output)	0.8V	
13	V+	5 V	
15 4 10	GND 1 GND 2 GND 3		

■ TYPICAL CHARACTERISTICS ( $T_a = +25^\circ\text{C}$ )


Operating Current vs. Operating Voltage




Operating Current vs. Ambient Temperature




Operating Current vs. Ambient Temperature




Voltage Gain vs. Operating Voltage









Voltage Gain vs. Frequency









Voltage Gain vs. Ambient Temperature



## ■ TYPICAL CHARACTERISTICS ( $T_a = +25^\circ\text{C}$ )




■ TYPICAL CHARACTERISTICS ( $T_a = +25^\circ\text{C}$ )



## ■ TYPICAL CHARACTERISTICS (Ta=+25°C)


### Differential Gain vs. APL

(Ta=25°C, V+=5V)




### Differential Phase vs. APL

(Ta=25°C, V+=5V)




### Differential Gain vs. Load

(Ta=25°C, V+=5V)




### Differential Phase vs. Load

(Ta=25°C, V+=5V)




### Differential Gain vs. APL

(Ta=25°C, V+=5V)



### Differential Phase vs. APL

(Ta=25°C, V+=5V)






■ TYPICAL CHARACTERISTICS ( $T_a = +25^\circ\text{C}$ )


Crosstalk vs. Operating Voltage

( $T_a = 25^\circ\text{C}$ )




Crosstalk vs. Ambient Temperature

( $V^+ = 5\text{V}$ )




Crosstalk vs. Operating Voltage

( $T_a = 25^\circ\text{C}$ )




Crosstalk vs. Ambient Temperature

( $V^+ = 5\text{V}$ )




Crosstalk vs. Operating Voltage

( $T_a = 25^\circ\text{C}$ )




Crosstalk vs. Ambient Temperature

( $V^+ = 5\text{V}$ )





## ■ TYPICAL CHARACTERISTICS (Ta = +25°C)



## VIDEO SUPER INPOSER WITH Y-C MIXER

## ■ GENERAL DESCRIPTION

The NJM2509 is video super imposer, including Y/C mix circuit.

Y-signal input terminal have sink-chip clamp function and it is applied to fixed DC level of video signal.

Impose voltage is fixed internally to white level and black level, and includes 6dB amplifier.

## ■ PACKAGE OUTLINE



NJM2509V

## ■ FEATURES

- Operating Voltage (4.5~5.1V)
- Internal Y/C Mix Circuit
- Internal Clamp Circuit (Y Signal), Bias Circuit (C Signal)
- Impose voltage fixed internally to white level and black level.
- Internal 6dB AMP. (Input: 0.5V<sub>P-P</sub>, Output: 1.0V<sub>PP</sub>)
- Package Outline SSOP8
- Bipolar Technology


## ■ RECOMMENDED OPERATING CONDITION

- Operating Voltage V<sup>+</sup> 4.5~5.1V

## ■ APPLICATION

- Video Camera

## ■ BLOCK DIAGRAM



NJM2509V

## ■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)


PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V <sup>+</sup>	7.0	V
Power Dissipation	P <sub>D</sub>	250	mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C

## ■ ELECTRICAL CHARACTERISTICS


(V<sup>+</sup>=4.8V, Ta=25°C, R<sub>L</sub>=10kΩ)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Current	I <sub>CC</sub>		5.3	7.0	8.7	mA
Clamp Voltage	V <sub>cmp</sub>		2.4	2.5	2.6	V
Bias Voltage	V <sub>bias</sub>		2.4	2.5	2.6	V
Voltage Gain	G <sub>v</sub>	V <sub>out</sub> /V <sub>in</sub> 100kHz, 0.5V <sub>P-P</sub> Sine Wave	6.0	6.3	6.8	dB
Frequency Characteristic	G <sub>f</sub>	0.5V <sub>P-P</sub> Sine Wave v <sub>0</sub> (10MHz)/v <sub>0</sub> (100kHz)	-0.7	-0.2	+0.3	dB
Background Voltage	V <sub>set</sub>	From Pedestal Level	5.0	15.0	20.0	IRE
CHR. VOLTAGE	V <sub>chr</sub>	From Pedestal Level	65.0	75.0	85.0	IRE
Input Resistance	R <sub>in</sub>	Input Cin	—	30	—	kΩ
Differential Gain	DG	0.5V <sub>P-P</sub> , 10 STEP Stair wave	—	—	3.0	deg
Differential Phasa	DP	0.5V <sub>P-P</sub> , 10 STEP Stair wave	—	—	3.0	%
BACKGROUND	V <sub>ch</sub>	BACKGROUND SW:ON	2.4	—	—	V
Switch Change Voltage	V <sub>cl</sub>	BACKGROUND SW:OFF	—	—	0.8	V
CHR MUTE	V <sub>ch</sub> MUTE	CHRMUTE SW:ON	2.4	—	—	V
Switch Change Voltage	V <sub>cl</sub> MUTE	CHRMUTE SW:OFF	—	—	0.8	V
Crosstalk 1	CT1	C <sub>in</sub> →BACKGROUND VOLTAGE (※1)	—	-50	—	dB
Crosstalk 2	CT2	C <sub>in</sub> →CHR VOLTAGE (※2)	—	-50	—	dB
Crosstalk 3	CT3	Y <sub>in</sub> →BACKGROUND VOLTAGE (※1)	—	-50	—	dB
Crosstalk 4	CT4	Y <sub>in</sub> →CHR VOLTAGE (※2)	—	-50	—	dB

※1. Crosstalk:4.43MHz. 0.5V<sub>PP</sub> Sine wave, V<sub>out</sub>/V<sub>in</sub>









## ■ TEST CIRCUIT



## ■ TERMINAL EXPLANATION

( $V^+ = 4.8V$ ,  $T_a = 25^\circ C$ )


PIN NO.	UNIT	FUNCTION	EQUIVALENT CIRCUIT	PIN NO.	UNIT	FUNCTION	EQUIVALENT CIRCUIT
1	YIN	Input: 2.5V clamp 0.5Vpp Y-signal or Composit signal		5	MUTE	Character signal ON/OFF Switch  Hi   Character signal OFF Lo   Character Signal ON	
2	GND	GROUND		6	CHR	Character signal Input pin  Hi   White level Lo   Composit signal	
3	CIN	Input: 2.5V Bias, 0.5Vpp C-signal		7	$V^+$	Supply Voltage	
4	SET	Character signal Input Pin  Hi   Black level Lo   Composit signal		8	OUT	Output: 1Vpp Composit signal, Impose Voltage	

## 3-INPUT/2-INPUT VIDEO SWITCH


## ■ GENERAL DESCRIPTION

The NJM2513 is a switching IC for switching over from one audio or video input signal to another. Internalizing 3 input-1 output, and 2 input-1 output and then each set can be operated independently. Side of 2 input-1 output are "Clamp type", and they can be operated while setting DC level fixed in position of the video signal. It is a higher efficiency video switch, featuring the operating voltage 4.75 to 13V, the frequency feature 10MHz, and then the Crosstalk 75dB (at 4.43MHz).

## ■ PACKAGE OUTLINE



NJM2513D



NJM2513M

## ■ FEATURES

- Operating Voltage (+4.75V ~ +13V)
- 3 Input-1 Output/2 Input-1 output
- Crosstalk 75dB(at 4.43MHz)
- Wide Bandwidth Frequency 10MHz(2V<sub>P-P</sub> Input)
- Package Outline DIP16, DMP16
- Bipolar Technology


## ■ RECOMMENDED OPERATING CONDITION

- Operating Voltage V<sup>+</sup> 4.75~13.0V

## ■ APPLICATIONS

- VCR, Video Camera, AV-TV, Video Disk Player.

## ■ BLOCK DIAGRAM




( $T_a=25^{\circ}\text{C}$ )

 $(V^+ = 5V, T_a = 25^\circ\text{C})$ 

MAX.	UNIT
12.7	mA
16.0	mA
+0.4	dB
+1.0	dB
—	%
—	deg
+15	mV
+25	mV
—	dB
—	V
1.0	V

(Note3)  $S1=S2=S3=S4=S5=1$ ,  $S8=1$ ,  $S7=1$ ,  $S6=1 \rightarrow 2$  ( $S6=1$ ,  $S7=1 \rightarrow 2$ ) Measure the output DC voltage difference





■ TERMINAL EXPLANATION

PIN NO.	PIN NAME	VOLTAGE	INSIDE EQUIVALENT CIRCUIT
8 9 11	IN 1 A IN 1 B IN 1 C (Input)	2.5V $\left(\frac{1}{2}V^+\right)$	
16 1	IN 2 A IN 2 B (Input)	1.5V $\left(\frac{3}{10}V^+\right)$	
7 12 2	CTL 1 A CTL 1 B CTL 2 (Switching)		
5	OUT 1 (Output)	1.8V $\left(\frac{1}{2}V^+ - 0.7\right)$	
3	OUT 2 (Output)	0.8V $\left(\frac{3}{10}V^+ - 0.7\right)$	
13	V+	5V	
15 4 10	GND 1 GND 2 GND 3		




## 3-INPUT/2-INPUT VIDEO SWITCH


## ■ GENERAL DESCRIPTION

The NJM2523 is a switching IC for switching over from one audio or video input signal to another. Internalizing 3 input-1 output, and 2 input-1 output and then each set can be operated independently. One of 2 input-1 output are "Clamp type", and they can be operated while setting DC level fixed in position of the video signal. It is a higher efficiency video switch, featuring the operating voltage 4.75V to 13V, the frequency feature 10MHz, and then the Crosstalk 75dB (at 4.43MHz).

## ■ PACKAGE OUTLINE



NJM2523D



NJM2523M

## ■ FEATURES

- Operating Voltage (+4.75V ~ +13V)
- Input-1 Output Internalizing 3 circuits (Two of them are Clamp type).
- Crosstalk 75dB (at 4.43MHz)
- Wide Bandwidth Frequency 10MHz (2V<sub>PP</sub> Input)
- Package Outline DIP16, DMP16


## ■ RECOMMENDED OPERATING CONDITION

- Operating Voltage V<sup>+</sup> 4.75~13.0V

## ■ APPLICATIONS

- VCR, Video Camera, AV-TV, Video Disk Player.

## ■ BLOCK DIAGRAM

NJM2523D  
NJM2523M

■ MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V <sup>+</sup>	14	V
Power Dissipation	P <sub>D</sub>	(DIP16) 700 (DMP16) 350	mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C

■ ELECTRICAL CHARACTERISTICS


(V<sup>+</sup>=5V, Ta=25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Current (1)	I <sub>cc1</sub>	V <sup>+</sup> =5V (Note1)	6.7	9.7	12.7	mA
Operating Current (2)	I <sub>cc2</sub>	V <sup>+</sup> =9V (Note1)	8.6	12.3	16.0	mA
Voltage Gain	G <sub>v</sub>	V <sub>I</sub> = 100kHz, 2V <sub>P-P</sub> , V <sub>O</sub> / V <sub>I</sub>	-0.6	-0.1	+0.4	dB
Frequency Gain	G <sub>F 1</sub>	V <sub>I</sub> = 2V <sub>P-P</sub> , V <sub>O</sub> (10MHz) / V <sub>O</sub> (100kHz)	-1.0	0	+1.0	dB
Differential Gain	DG	V <sub>I</sub> = 2V <sub>P-P</sub> , Standard Staircase Signal	—	0.3	—	%
Differential Phase	DP	V <sub>I</sub> = 2V <sub>P-P</sub> , Standard Staircase Signal	—	0.3	—	deg
OutPut offset Voltage	V <sub>os1</sub>	(Note2)	-25	0	+25	mV
Crosstalk	CT	V <sub>I</sub> = 2V <sub>P-P</sub> , 4.43MHz, V <sub>O</sub> / V <sub>I</sub>	—	-75	—	dB
Switch Change Over Voltage	V <sub>CH</sub>	All inside Switches ON	2.5	—	—	V
Switch Change Over Voltage	V <sub>CL</sub>	All inside Switches OFF	—	—	1.0	V

(Note1) S1=S2=S3=S4=S5=S6=S7=1

(Note2) S1=S2=S3=S4=S5=1, S8=1, S7=1, S6=1→2 (S6=1, S7=1→2) Measure the output DC voltage difference

■ TEST CIRCUIT



## ■ TERMINAL EXPLANATION

PIN NO.	PIN NAME	VOL	INSIDE EQUIVALENT CIRCUIT
8 9 11	IN 1 A IN 1 B IN 1 C (Input)	2.5V $\left(\frac{1}{2}V^+\right)$	
16	IN 2 A (Input)	1.5V $\left(\frac{3}{10}V^+\right)$	
1	IN 2 B (Input)		
7 12 2	CTL 1 A CTL 1 B CTL 2 (Switching)		
5	OUT 1 (Output)	1.8V $\left(\frac{1}{2}V^+ - 0.7\right)$	
3	OUT 2 (Output)	0.8V $\left(\frac{3}{10}V^+ - 0.7\right)$	
13	V+	5V	
15 4 10	GND 1 GND 2 GND 3		

## 2-INPUT 1-OUTPUT VIDEO SWITCH

## ■ GENERAL DESCRIPTION


The NJM2533 is a video switch for VCR, TV, and others.  
It contains two bias-type inputs and one buffer-type output.

## ■ FEATURES

- Operating Voltage (+4.75V ~ +13V)
- Low Supply Current (MAX : 3.7mA)
- Crosstalk (-70dB)
- 2-Input, 1-Output
- Bipolar Technology
- Package Outline

DIP8, DMP8, SIP8, SSOP8


## ■ PACKAGE OUTLINE



NJM2533D



NJM2533M




NJM2533L



NJM2533V


## ■ PIN CONFIGURATION



NJM2533D  
NJM2533M  
NJM2533V

## PIN FUNCTION

- 1 : Vin1  
2 : SW1  
3 : Vin2  
4 : NC  
5 : NC  
6 : V+  
7 : V<sub>OUT</sub>  
8 : GND



NJM2533L

## PIN FUNCTION

- 1 : NC  
2 : V+  
3 : NC  
4 : V<sub>OUT</sub>  
5 : GND  
6 : Vin1  
7 : SW1  
8 : Vin2

## ■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)


PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V <sup>+</sup>	+15	V
Power Dissipation	P <sub>D</sub>	(DIP-8) 500 (DMP-8) 300 (SIP-8) 800 (SSOP-8) 250	mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C

## ■ ELECTRICAL CHARACTERISTICS

(V<sup>+</sup>=5V, Ta=25°C)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Operating Voltage	V <sup>+</sup>		+4.5	—	+13.0	V
Operating Current	I <sub>CC</sub>		—	2.7	3.7	mA
Frequency Characteristics	G <sub>f</sub>	V <sub>IN</sub> =2V <sub>pp</sub> , V <sub>O</sub> =10MHz/100kHz	-1.0	0	+1.0	dB
Voltage Gain	G <sub>V</sub>	V <sub>IN</sub> =2V <sub>pp</sub> , 100kHz	-0.5	0	+0.5	dB
Total Harmonic Distortion	THD	V <sub>IN</sub> =2.5V <sub>pp</sub> , 1kHz	—	0.05	0.1	%
Differential Gain	DG	V <sub>IN</sub> =2V <sub>pp</sub> , Standard staircase signal, APL=50%	—	0	3.0	%
Differential Phase	DP	V <sub>IN</sub> =2V <sub>pp</sub> , Standard staircase signal, APL=50%	—	0	3.0	deg
Output Offset Voltage	V <sub>off</sub>		-15	0	+15	mV
Crosstalk	CT	V <sub>IN</sub> =2V <sub>pp</sub> , 4.3MHz	—	-70	-60	dB
Switching Voltage	V <sub>CH</sub>		2.4	—	—	V
	V <sub>CL</sub>		—	—	0.8	V
Input Impedance	R <sub>I</sub>		—	30	—	kΩ
Output Impedance	R <sub>O</sub>		—	25	—	Ω
Input Bias Voltage	V <sub>IN</sub>		—	2.5	—	V

■ TEST CIRCUIT



## 3-INPUT 1-OUTPUT VIDEO SWITCH

## ■ GENERAL DESCRIPTION

The NJM2534 is a video switch for VCR, TV and others.  
It contains three bias-type inputs and one buffer-type output.


## ■ FEATURES

- Operating Voltage
- Low Supply Current
- Crosstalk
- 3-Input, 1-Output
- Bipolar Technology
- Package Outline

(+4.75V ~ +13V)  
(4.7mA MAX)  
(-70dB)

DIP8, DMP8, SIP8, SSOP8


## ■ PACKAGE OUTLINE



NJM2534D



NJM2534M




NJM2534L



NJM2534V


## ■ PIN CONFIGURATION



NJM2534D  
NJM2534M  
NJM2534V

## PIN FUNCTION

- 1 : Vin1  
2 : SW1  
3 : Vin2  
4 : SW2  
5 : Vin3  
6 : V+  
7 : V<sub>OUT</sub>  
8 : GND



NJM2534L

## PIN FUNCTION

- 1 : Vin1  
2 : SW1  
3 : Vin2  
4 : SW2  
5 : Vin3  
6 : V+  
7 : V<sub>OUT</sub>  
8 : GND



■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V <sup>+</sup>	+15	V
Power Dissipation	P <sub>D</sub>	(DIP-8) 500 (DMP-8) 300 (SIP-8) 800 (SSOP-8) 250	mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C


■ ELECTRICAL CHARACTERISTICS

(V<sup>+</sup>=5V, Ta=25°C)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Operating Voltage	V <sup>+</sup>		+4.5	—	+13.0	V
Operating Current	I <sub>CC</sub>		—	3.7	4.7	mA
Frequency Characteristics	G <sub>f</sub>	V <sub>IN</sub> =2V <sub>pp</sub> , V <sub>O</sub> =10MHz/100kHz	-1.0	0	+1.0	dB
Voltage Gain	G <sub>V</sub>	V <sub>IN</sub> =2V <sub>pp</sub> , 100kHz	-0.5	0	+0.5	dB
Total Harmonic Distortion	THD	V <sub>IN</sub> =2.5V <sub>pp</sub> , 1kHz	—	0.05	0.1	%
Differential Gain	DG	V <sub>IN</sub> =2V <sub>pp</sub> , Standard staircase signal, APL=50%	—	0	3.0	%
Differential Phase	DP	V <sub>IN</sub> =2V <sub>pp</sub> , Standard staircase signal, APL=50%	—	0	3.0	deg
Output Offset Voltage	V <sub>off</sub>		-30	0	+30	mV
Crosstalk	CT	V <sub>IN</sub> =2V <sub>pp</sub> , 4.3MHz	—	-70	-60	dB
Switching Voltage	V <sub>CH</sub>		2.4	—	—	V
	V <sub>CL</sub>		—	—	0.8	V
Input Impedance	R <sub>I</sub>		—	30	—	kΩ
Output Impedance	R <sub>O</sub>		—	25	—	Ω
Input Bias Voltage	V <sub>IN</sub>		—	2.5	—	V



## ■ TEST CIRCUIT



## 3-INPUT 1-OUTPUT VIDEO SWITCH


## ■ GENERAL DESCRIPTION

The NJM2535 is a video switch for VCR, TV and others.  
It contains three cramp-type inputs and one buffer-type output.

## ■ PACKAGE OUTLINE

## ■ FEATURES


- Operating Voltage (+4.75V ~ +13V)
- Low Supply Current (4.6mA MAX)
- Crosstalk (-70dB)
- 3-Input, 1-Output
- Bipolar Technology
- Package Outline DIP8, DMP8, SIP8, SSOP8



NJM2535D



NJM2535M




NJM2535L



NJM2535V


## ■ PIN CONFIGURATION



NJM2535D  
NJM2535M  
NJM2535V

## PIN FUNCTION

- 1 : Vin1
- 2 : SW1
- 3 : Vin2
- 4 : SW2
- 5 : Vin3
- 6 : V+
- 7 : V<sub>OUT</sub>
- 8 : GND



NJM2535L

## PIN FUNCTION

- 1 : Vin1
- 2 : SW1
- 3 : Vin2
- 4 : SW2
- 5 : Vin3
- 6 : V+
- 7 : V<sub>OUT</sub>
- 8 : GND

■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)


PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V <sup>+</sup>	+15	V
Power Dissipation	P <sub>D</sub>	(DIP-8) 500 (DMP-8) 300 (SIP-8) 800 (SSOP-8) 250	mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C

■ ELECTRICAL CHARACTERISTICS

(V<sup>+</sup>=5V, Ta=25°C)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply Voltage	V <sup>+</sup>		+4.5	—	+13.0	V
Supply Current	I <sub>CC</sub>		—	3.6	4.6	mA
Frequency Characteristics	G <sub>f</sub>	V <sub>IN</sub> =2V <sub>pp</sub> , V <sub>O</sub> =10MHz/100kHz	-1.0	0	+1.0	dB
Voltage Gain	G <sub>V</sub>	V <sub>IN</sub> =2V <sub>pp</sub> , 100kHz	-0.5	0	+0.5	dB
Differential Gain	DG	V <sub>IN</sub> =2V <sub>pp</sub> , Standard staircase signal, APL=50%	—	0	3.0	%
Differential Phase	DP	V <sub>IN</sub> =2V <sub>pp</sub> , Standard staircase signal, APL=50%	—	0	3.0	deg
Output Offset Voltage	V <sub>off</sub>		-30	0	+30	mV
Crosstalk	CT	V <sub>IN</sub> =2V <sub>pp</sub> , 4.3MHz	—	-70	-60	dB
Switching Voltage	V <sub>CH</sub>		2.4	—	—	V
	V <sub>CL</sub>		—	—	0.8	V
Input Impedance	R <sub>I</sub>		—	30	—	kΩ
Output Impedance	R <sub>O</sub>		—	25	—	Ω
Input Bias Voltage	V <sub>IN</sub>		—	2.5	—	V

■ TEST CIRCUIT





---

## COMMUNICATION

---

6



## TONE DECODER/PHASE LOCKED LOOP

## ■ GENERAL DESCRIPTION

The NJM567 tone and frequency decoder is a highly stable phase-locked loop with synchronous AM lock detection and power output circuitry. Its primary function is to drive a load whenever a sustained frequency within its detection band is present at the self-biased input. The bandwidth center frequency, and output delay are independently determined by means of four external components.

## ■ PACKAGE OUTLINE




N.JM567M

## ■ FEATURES

- Operating Voltage (4.75V ~ 9.0V)
- Wide frequency range (0.01Hz to 500kHz)
- High stability of center frequency
- Independently controllable bandwidth (up to 14 percent)
- High out-band signal and noise rejection
- Logic-compatible output with 100mA current sinking capability
- Frequency adjustment over a 20 to 1 range with an external resistor
- Package Outline DIP8, DMP8
- Bipolar Technology


## ■ PIN CONFIGURATION



### PIN FUNCTION

- |   |                 |
|---|-----------------|
| 1 | OUTPUT FILTER   |
| 2 | LOW-PASS FILTER |
| 3 | INPUT           |
| 4 | V <sup>-</sup>  |
| 5 | TIMING R        |
| 6 | TIMING CR       |
| 7 | GROUND          |
| 8 | OUTPUT          |

### ■ BLOCK DIAGRAM





## ■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)







PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V <sup>+</sup>	10	V
Input Positive Voltage	V <sub>IP</sub>	V <sup>+</sup> + 0.5	V
Input Negative Voltage	V <sub>IN</sub>	-10	Vdc
Output Voltage	V <sub>s</sub>	15	Vdc
Power Dissipation	P <sub>D</sub>	(DIP8) 500 (DMP8) 300	mW
Operating Temperature Range	T <sub>opr</sub>	-20 ~ +75	°C
Storage Temperature Range	T <sub>stg</sub>	-40 ~ +125	°C

## ■ ELECTRICAL CHARACTERISTICS







(Ta=25°C, V<sup>+</sup>=5.0V)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Highest Center Frequency	f <sub>OH</sub>		100	500	—	kHz
Center Frequency Stability	Δf <sub>o</sub> /ΔT	-20 ~ +75°C	—	35±60	—	PPM/°C
Center Frequency Shift with Supply Voltage	Δf <sub>o</sub> /ΔV	f <sub>o</sub> =100kHz	—	0.7	2	%/V
Largest Detection Bandwidth	B <sub>WM</sub>	f <sub>o</sub> =100kHz	10	14	18	% × f <sub>o</sub>
Largest Detection Bandwidth Skew	B <sub>WS</sub>		—	2	3	% × f <sub>o</sub>
Largest Detection Bandwidth Variation with Temperature	ΔB <sub>w</sub> /ΔT	V <sub>i</sub> =300mVrms	—	±0.1	—	%/°C
Largest Detection Bandwidth Variation with Supply Voltage	ΔB <sub>w</sub> /ΔV	V <sub>i</sub> =300mVrms	—	±2	—	%/V
Input Resistance	R <sub>IN</sub>		—	20	—	kΩ
Smallest Detectable Input Voltage		I <sub>L</sub> =100mA, f <sub>i</sub> =f <sub>o</sub>	—	20	25	mVrms
Largest No-Output Input Voltage		I <sub>L</sub> =100mA, f <sub>i</sub> =f <sub>o</sub>	10	15	—	mVrms
Greatest Simultaneous Outband Signal to Inband Signal Ratio			—	+6	—	dB
Minimum Input Signal to Wideband Noise Ratio		B <sub>n</sub> =140kHz	—	-6	—	dB
Fastest ON-OFF Cycling Rate			—	f <sub>o</sub> /20	—	
"1" Output Leakage Current			—	0.01	25	μA
"0" Output Voltage		I <sub>L</sub> =30mA	—	0.2	0.4	V
		I <sub>L</sub> =100mA	—	0.6	1.0	V
Output Fall Time		R <sub>L</sub> =50Ω	—	30	—	ns
Output Rise Time		R <sub>L</sub> =50Ω	—	150	—	ns
Operating Voltage	V <sub>opr</sub>		4.75	—	9.0	V
Operating Current Quiescent	I <sub>CC</sub> I		—	7	10	mA
Operating Current — Activated	I <sub>CC</sub> II	R <sub>L</sub> =20kΩ	—	12	15	mA
Quiescent Power Dissipation	P <sub>D</sub>		—	35	—	mW

■ TYPICAL CHARACTERISTICS



## TYPICAL CHARACTERISTICS



## ■ DESIGN FORMULAS

$$f_o = \frac{1}{1.07 R_1 C_1} \quad (V_{IN} = 0mV)$$

$$BW \approx 1070 \sqrt{\frac{V_{IN}}{f_o C_2}} \text{ in } \% \text{ of } f_o, V_{IN} \leq 200mV_{rms}$$

where  $V_{IN}$  : Input Voltage (Vrms)  
 $C_2$  : LPF Capacitor ( $\mu F$ )

## ■ PLL WORDS EXPLANATIONS

### ☆ Center Frequency ( $f_o$ )

The free-running frequency of the current controlled oscillator (CCO) in the absence of an input signal.

### ☆ Detection Bandwidth (BW)

The frequency range, centered about  $f_o$ , within which an input signal above the threshold voltage (typically 20mVrms) will cause a logical zero state on the output. The detection bandwidth corresponds to the loop capture range.

### ☆ Lock Range

The largest frequency range within which an input signal above the threshold voltage will hold a logical zero state on the output.

### ☆ Detection Band Skew

A measure of how well the detection band is centered about the center frequency,  $f_o$ . The skew is defined as  $(f_{max} + f_{min} - 2f_o)/2f_o$ , where  $f_{max}$  and  $f_{min}$  are the frequencies corresponding to the edges of the detection band. The skew can be reduced to zero if necessary by means of an optional centering adjustment.

## © Operating Instructions

Figure 1 shows a typical connection diagram for the 567. For most applications, the following three-step procedure will be sufficient for choosing the external components  $R_1$ ,  $C_1$ ,  $C_2$  and  $C_3$ .




Figure 1

1. Select  $R_1$  and  $C_1$  for the desired center frequency. For best temperature stability,  $R_1$  should be between 2K and 20K ohm, and the combined temperature coefficient of the  $R_1 C_1$  product should have sufficient stability over the projected temperature range to meet the necessary requirements.
2. Select the low pass capacitor,  $C_2$ , by referring to the Bandwidth versus Input Signal Amplitude graph. If the input amplitude variation is known, the appropriate value of  $f_o C_2$  necessary to give the desired bandwidth may be found. Conversely, an area of operation may be selected on this graph and the input level and  $C_2$  may be adjusted accordingly. For example, constant bandwidth operation requires that input amplitude be above 200mVrms. The bandwidth, as noted on the graph, is then controlled solely by the  $f_o C_2$  product ( $f_o$  (Hz),  $C_2$  ( $\mu fd$ )).
3. The value of  $C_3$  is generally non-critical.  $C_3$  sets the band edge of a low pass filter which attenuates frequencies outside the detection band to eliminate spurious outputs. If  $C_3$  is too small, frequencies just outside the detection band will switch the output stage on and off at the beat frequency, or the output may pulse on and off during the turn-on transient. If  $C_3$  is too large, turn-on and turn-off of the output stage will be delayed until the voltage on  $C_3$  passes the threshold voltage. (Such delay may be desirable to avoid spurious outputs due to transient frequencies.) A typical minimum value for  $C_3$  is 2C<sub>2</sub>.

## © Output Terminal (Fig. 2)

The primary output is the uncommitted output transistor collector, pin 8. When an in-band input signal is present, this transistor saturates; its collector voltage being less than 1.0 volt (typically 0.6V) at full output current (100mA). The voltage at pin 2 is the phase detector output which is a linear function of frequency over the range of  $0.95$  to  $1.05 f_0$  with a slope of about 20mV per percent of frequency deviation. The average voltage at pin 1 is, during lock, a function of the inband input amplitude in accordance with the transfer characteristic given. Pin 5 is the controlled oscillator square wave output of magnitude  $(+V - 2V_{be}) \approx (+V - 1.4V)$  having a dc average of  $+V/2$ . A  $1k\Omega$  load may be driven from pin 5. Pin 6 is an exponential triangle of 1 volt peak-to-peak with an average dc level of  $+V/2$ . Only high impedance loads may be connected to pin 6 without affecting the CCO duty cycle or temperature stability.




Figure 2

## ■ OPERATING PRECAUTIONS

A brief review of the following precautions will help the user achieve the high level of performance of which the 567 is capable.

1. Operation in the high level mode (above 200mV) will free the user from bandwidth variations due to changes in the in-band signal amplitude. The input stage is now limiting, however, so that out-band signals or high noise levels can cause an apparent bandwidth reduction as the in-band signal is suppressed. Also, the limiting action will create in-band components from sub-harmonic signals, so the 567 becomes sensitive to signals at  $f_0/3$ ,  $f_0/5$ , etc.
2. The 567 will lock onto signals near  $(2n + 1) f_0$ , and will give an output for signals near  $(4n + 1) f_0$  where  $n=0, 1, 2$ , etc. Thus, signals at  $5f_0$  and  $9f_0$  can cause an unwanted output. If such signals are anticipated, they should be attenuated before reaching the 567 input.
3. Maximum immunity from noise and outband signals is afforded in the low input level (below 200mVrms) and reduced bandwidth operating mode. However, decreased loop damping causes the worse-case lock-up time to increase, as shown by the Greatest Number of Cycles Before Output vs Bandwidth graph.
4. Due to the high switching speeds (20ns) associated with 567 operation, care should be taken in lead routing. Lead lengths should be kept to a minimum. The power supply should be adequately bypassed close to the 567 with a  $0.01\mu F$  or greater capacitor; grounding paths should be carefully chosen to avoid ground loops and unwanted voltage variations. Another factor which must be considered is the effect of load energization on the power supply. For example, an incandescent lamp typically draws 10 times rated current at turn-on. This can cause supply voltage fluctuations which could, for example, shift the detection band of narrow-band systems sufficiently to cause momentary loss of lock. The result is a low-frequency oscillation into an out of lock. Such effects can be prevented by supplying heavy load currents from a separate supply or increasing the supply filter capacitor.

### © Speed of Operation

Minimum lock-up time is related to the natural frequency of the loop. The lower it is, the longer becomes the turn-on transient. Thus, maximum operating speed is obtained when  $C_2$  is at a minimum. When the signal is first applied, the phase may be such as to initially drive the controlled oscillator away from the incoming frequency rather than toward it. Under this condition, which is of course unpredictable, the lock-up transient is at its worst and the theoretical minimum lock-up time is not achievable. We must simply wait for the transient to die out.

The following expressions give the values of  $C_2$  and  $C_3$  which allow highest operating speeds for various band center frequencies. The minimum rate at which digital information may be detected without information loss due to the turn-on transient or output chatter is about 10 cycles per bit, corresponding to an information transfer rate of  $f_o/10$  baud.

$$C_2 = \frac{130}{f_o} \mu F$$

$$C_3 = \frac{260}{f_o} \mu F$$

In cases where turn-off time can be sacrificed to achieve fast turn-on, the optional sensitivity adjustment circuit can be used to move the quiescent  $C_3$  voltage lower (closer to the threshold voltage). However, sensitivity to beat frequencies, noise and extraneous signals will be increased.

### © Optional Controls (Figure 3)

The 567 has been designed so that, for most applications, no external adjustments are required. Certain applications, however, will be greatly facilitated if full advantage is taken of the added control possibilities available through the use of additional external components. In the diagrams given, typical values are suggested where applicable. For best results the resistors used, except where noted, should have the same temperature coefficient. Ideally, silicon diodes would be low-resistivity types, such as forward-biased transistor base-emitter junctions. However, ordinary low-voltage diodes should be adequate for most applications.

### © Sensitivity Adjustment (Figure 3)

When operated as a very narrow band detector (less than 8 percent), both  $C_2$  and  $C_3$  are made quite large in order to improve noise and outband signal rejection. This will inevitably slow the response time. If, however, the output stage is biased closer to the threshold level, the turn-on time can be improved. This is accomplished by drawing additional current to terminal 1. Under this condition, the 567 will also give an output for Lower-level signals (10mV or lower).

By adding current to terminal 1, the output stage is biased further away from the threshold voltage. This is most useful when, to obtain maximum operating speed.  $C_2$  and  $C_3$  are made very small. Normally, frequencies just outside the detection band could cause false outputs under this condition. By desensitizing the output stage, the outband beat notes do not feed through to the output stage. Since the input level must be somewhat greater when the output stage is made less sensitive, rejection of third harmonics or in-band harmonics (of lower frequency signals) is also improved.




Figure 3



## © Chatter Prevention (Figure 4)

Chatter occurs in the output stage when  $C_3$  is relatively small, so that the lock transient and the AC components at the quadrature phase detector (lock detector) output cause the output stage to move through its threshold more than once. Many loads, for example lamps and relays, will not respond to the chatter. However, logic may recognize the chatter as a series of outputs. By feeding the output stage output back to its input (pin 1) the chatter can be eliminated. Three schemes for doing this are given in Figure 4. All operate by feeding the first output step (either on or off) back to the input, pushing the input past the threshold until the transient conditions are over. It is only necessary to assure that the feedback time constant is not so large as to prevent operation at the highest anticipated speed. Although chatter can always be eliminated by making  $C_3$  large, the feedback circuit will enable faster operation of the 567 by allowing  $C_3$  to be kept small. Note that if the feedback time constant is made quite large, a short burst at the input frequency can be stretched into a long output pulse. This may be useful to drive, for example, stepping relays.




Figure 4

## © Detection Band Centering (or Skew) Adjustment (Figure 5)

When it is desired to alter the location of the detection band (corresponding to the loop capture range) within the lock range, the circuits shown above can be used. By moving the detection band to one edge of the range, for example, input signal variations will expand the detection band in only one direction. This may prove useful when a strong but undesirable signal is expected on one side or the other of the center frequency. Since  $R_B$  also alters the duty cycle slightly, this method may be used to obtain a precise duty cycle when the 567 is used as an oscillator.




Figure 5

© **Alternate Method of Bandwidth Reduction** (Figure 6)

Although a large value of  $C_2$  will reduce the bandwidth, it also reduces the loop damping so as to slow the circuit response time. This may be undesirable. Bandwidth can be reduced by reducing the loop gain. This scheme will improve damping and permit faster operation under narrow-band conditions. Note that the reduced impedance level at terminal 2 will require that a larger value of  $C_2$  be used for a given filter cutoff frequency. If more than three 567s are to be used, the network of  $R_B$  and  $R_C$  can be eliminated and the  $R_A$  resistors connected together. A capacitor between this junction and ground may be required to shunt high frequency components.





Figure 6



(note) Adjust control for symmetry of detection band edges about  $f_0$ .

© **Output Latching** (Figure 7)

To latch the output on after a signal is received, it is necessary to provide a feedback resistor around the output stage (between pins 8 and 1). Pin 1 is pulled up to unlatch the output stage.

**Output Latching**




Figure 7



## © Reduction of $C_1$ Value (Figure 8)

For precision very low-frequency applications, where the value of  $C_1$  becomes large, an overall cost savings may be achieved by inserting a voltage follower between the  $R_1$   $C_1$  junction and pin 6, so as to allow a higher value of  $R_1$  and lower value of  $C_1$  for a given frequency.




Figure 8

## © Programming

To change the center frequency, the value of  $R_1$  can be changed with a mechanical or solid state switch, or additional  $C_1$  capacitors may be added by grounding them through saturating npn transistors.

## DOUBLE BALANCED MODULATOR/DEMODULATOR

## ■ GENERAL DESCRIPTION

The NJM1496 is a double balanced modulator-demodulator which produces an output voltage proportional to the product of an input (signal) voltage and a switching (carrier) signal. Typical applications include suppressed carrier modulation, amplitude modulation, synchronous detection, FM or PM detection, broadband frequency doubling and chopping.


## ■ FEATURES

- Excellent carrier suppression  
65dB typical at 0.5MHz  
50 dB typical at 10MHz
- Adjustable gain and signal handling
- Fully balanced inputs and outputs
- High Common Mode Rejection 85dB Typ.
- Package Outline DIP14, DMP14, SSOP14
- Bipolar Technology


## ■ APPLICATION

- Balanced Modulation
- Synchronous Detection
- FM Detection
- Phase Detection
- Sampling


## ■ PIN CONFIGURATION




## ■ EQUIVALENT CIRCUIT



## ■ PACKAGE OUTLINE



NJM1496D



NJM1496M



NJM1496V

## ■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	RATINGS	UNIT
Applied Voltage	30(Applied Pins 6-8, 12-8, 6-10, 12-10, 10-1, 8-1, 10-4, 8-4, 2-5, 3-5)	V
Carrier Input Voltage	$\pm 5$ (Applied Pins 8-10)	V
Signal Input Voltage	$\pm (5 + I_{Re})$ (Applied Pins 1-4)	V
Input Signal	5	V
Bias Current (Is)	10	mA
Power Dissipation	(DIP14) 570	mW
	(DMP14) 300	mW
	(SSOP14) 300	mW
Operating Temperature Range	-20 ~ +75	°C
Storage Temperature Range	-40 ~ +125	°C

## ■ ELECTRICAL CHARACTERISTICS


DC Characteristics (V<sup>+</sup>=12V, V<sup>-</sup>=-8V, I<sub>S</sub>=1.0mA, R<sub>L</sub>=3.9kΩ, R<sub>e</sub>=1.0kΩ, Ta=25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Single-Ended Input Impedance						
Parallel Input Resistance	R <sub>ip</sub>	Signal Port, f=5.0MHz	—	200	—	kΩ
Parallel Input Capacitance	C <sub>ip</sub>	Signal Port, f=5.0MHz	—	2.0	—	pF
Single-Ended Output Impedance						
Parallel Output Resistance	R <sub>op</sub>	f=10MHz	—	40	—	kΩ
Parallel Output Capacitance	C <sub>op</sub>	f=10MHz	—	5.0	—	pF
Input Bias Current						
I <sub>bs</sub> = I <sub>1</sub> + I <sub>4</sub> /2	I <sub>bs</sub>		—	12	30	μA
I <sub>bc</sub> = I <sub>8</sub> + I <sub>10</sub> /2	I <sub>bc</sub>		—	12	30	μA
Input Offset Current						
I <sub>ios</sub> = I <sub>1</sub> - I <sub>4</sub>	I <sub>ios</sub>		—	0.7	7	μA
I <sub>ioc</sub> = I <sub>8</sub> - I <sub>10</sub>	I <sub>ioc</sub>		—	0.7	7	μA
Average Temperature Coefficient of Input Offset Current	ΔI <sub>io</sub>		—	2.0	—	nA/°C
Output Offset Current (I <sub>6</sub> - I <sub>12</sub> )	I <sub>oc</sub>		—	15	80	μA
Average Temperature Coefficient of Output Offset Current	ΔI <sub>oc</sub>		—	90	—	nA/°C
Output Voltage	V <sub>o</sub>		—	8.0	—	V
Operating Current						
(I <sub>6</sub> + I <sub>12</sub> )	I <sub>D+</sub>		—	2.0	4.0	mA
I <sub>14</sub>	I <sub>D-</sub>		—	3.0	5.0	mA
DC Power Dissipation	P <sub>D</sub>		—	33	—	mW

■ ELECTRICAL CHARACTERISTICS AC Characteristics ( $V^+=12V$ ,  $V^-=-8V$ ,  $I_S=1.0mA$ ,  $R_L=2.9k\Omega$ ,  $R_e=1.0k\Omega$ ,  $T_a=25^\circ C$ )





PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Carrier Feedthrough		$V_c = 60mV_{rms}$ sine wave offset adjusted				
	$V_{CFT}$	$f_c=1.0kHz$	—	40	—	$\mu V_{rms}$
	$V_{CFT}$	$f_c=10MHz$	—	140	—	$\mu V_{rms}$
		$V_c = 300mV_{p-p}$ square wave $f_c=1.0kHz$				
	$V_{CFT}$	offset adjusted	—	0.04	0.4	$mV_{rms}$
	$V_{CFT}$	offset not adjusted	—	20	200	$mV_{rms}$
Carrier Suppression		$f_s = 10kHz$ , $300mV_{rms}$ sine wave offset adjusted				
	$V_{CS}$	$f_c = 500kHz$ , $60mV_{rms}$ sine wave	40	65	—	dB
	$V_{CS}$	$f_c = 10MHz$ , $60mV_{rms}$ sine wave	—	50	—	dB
Transadmittance Bandwidth ( $R_L = 50\Omega$ )		$V_c = 60mV_{rms}$ sine wave				
Carrier Input Port	BW 3dB	$f_s = 1.0kHz$ , $300mV_{rms}$ sine wave	—	300	—	MHz
Signal Input Port	BW 3dB	$V_s = 300mV_{rms}$ sine wave $ V_c  \approx f_s 5V_{dc}$		80		MHz
Voltage Gain, Signal Channel	$AV_s$	$V_s = 100mV_{rms}$ $f_s=1.0kHz$ $ V_c =0.5V_{dc}$	2.5	3.5	—	V/V
Signal Port Common Mode Input Voltage Range	$CM_V$	$f_s = 1.0kHz$	—	5.0	—	Vp-p
Signal Port Common Mode Rejection Ratio	ACM	$f_s = 1.0kHz$ , $ V_c =0.5V_{dc}$	—	-85	—	dB
Differential Output Swing Capability	$DV_{out}$		—	8.0	—	Vp-p

■ TEST CIRCUIT




Connect a  $100\mu F$  capacitor and a  $3000pF$  capacitor in parallel to each other, if the capacitance is not specified.

## TYPICAL CHARACTERISTICS




■ TYPICAL APPLICATIONS

AM Modulator Circuit



Product Detector (+12V DC Single Supply)



## TELEPHONE SPEECH NETWORK IC


## ■ GENERAL DESCRIPTION

The NJM2105 is a Telephone Speech Network IC produced in a 9-pin single-in-line package which complies with foreign regulations such as FCC and DOC rules.

This IC incorporates adjustable transmit, receive and sidetone functions, a DC loop interface circuit, tone dialer interface and a regulated output voltage for a pulse/tone dialer. Also included is a gain control circuit to keep constant transmission/reception levels under loop current variations.

External components around this IC are minimized and it is the most suitable speech network IC for a compact size portable telephone.

## ■ PACKAGE OUTLINE




NJM2105S

## ■ FEATURES

- Operates with 20 to 120 mA of loop current
- Either voice signal or DTMF is selected for transmission.
- Either line input or DTMF sidetone is selected for receiver output.
- DTMF sidetone level can be controlled by external components (C, R).
- ECM, Magnetic, Dynamic, Ceramic etc., type are applicable for MIC.
- Dynamic, Ceramic etc., type are applicable for receiver.
- Due to wide operation voltage from 2.5 to 15 volts, parallel phone performance is excellent, 600, 601 type are possible to connect in parallel.
- SIP-9 with minimum external components.
- Package Outline SIP9
- Bipolar Technology

## ■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)


PARAMETER	SYMBOL	RATINGS	UNIT
Line voltage	V <sub>L</sub>	20	V
Line current	I <sub>L</sub>	300	mA
Power dissipation	P <sub>D</sub>	700	mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C

■ ELECTRICAL CHARACTERISTICS

(V\*=5V, Ta=25°C)

PARAMETER	SYMBOL	FIG.	CONDITION	MIN.	TYP.	MAX.	UNIT
Line voltage	V <sub>L</sub>	1	I <sub>L</sub> =20mA	3.0	3.5	4.0	V
		1	I <sub>L</sub> =120mA	10.5	11.5	13.5	V
Transmission amplifier gain	G <sub>T</sub>	2	I <sub>L</sub> =20mA	36.0	38.0	40.0	dB
		2	I <sub>L</sub> =120mA	36.0	38.0	40.0	dB
Reception amplifier gain	G <sub>R</sub>	4	I <sub>L</sub> =20mA	-10.0	-8.0	-6.0	dB
		4	I <sub>L</sub> =120mA	-10.0	-8.0	-6.0	dB
MF amplifier gain	G <sub>MF</sub>	3	I <sub>L</sub> =20mA	10.0	12.0	14.0	dB
		3	I <sub>L</sub> =120mA	10.0	12.0	14.0	dB
Transmission Dynamic Range	D <sub>T</sub>	2	Distortion 4% I <sub>L</sub> =20mA	2.0	—	—	V <sub>P-P</sub>
		2	Distortion 4% I <sub>L</sub> =120mA	5.0	—	—	V <sub>P-P</sub>
Reception Dynamic Range	D <sub>R</sub>	4	Distortion 10% I <sub>L</sub> =20mA	0.3	—	—	V <sub>P-P</sub>
		4	Distortion 10% I <sub>L</sub> =120mA	0.4	—	—	V <sub>P-P</sub>
Receiving Source Current	I <sub>S</sub>	—	I <sub>L</sub> =20~120mA	1.0	—	—	mA
Receiving output	V <sub>RO</sub>	—	I <sub>L</sub> =20~120mA	1.05	1.50	1.75	V

■ TEST CIRCUITS





## ■ TEST CIRCUITS

Fig. 1




Fig. 2




Fig. 3






Fig. 4



## ■ TYPICAL APPLICATION




(note) Constant number is rating by case that use ECM and Dynamic Speaker.

■ TYPICAL CHARACTERISTICS


Line Voltage vs. Line Current

( $T_a = 25^\circ\text{C}$ )




MF Line Voltage vs. Line Current

(MF.SW.ON,  $T_a = 25^\circ\text{C}$ )




Transmission Dynamic Range vs. Line Current

( $f = 1\text{kHz}$ ,  $\text{THD} = 4\%$ ,  $T_a = 25^\circ\text{C}$ )




MF Dynamic Range vs. Line Current

(MF. SW. ON,  $f = 1\text{kHz}$ ,  $\text{THD} = 4\%$ ,  $T_a = 25^\circ\text{C}$ )




Transmission Gain vs. Line Current

( $f = 1\text{kHz}$ ,  $V_{IN} = -55\text{dBV}$ ,  $T_a = 25^\circ\text{C}$ )



MF AMP. Gain vs. Line Current


(MF. SW. ON,  $f = 1\text{kHz}$ ,  $V_{IN} = -30\text{dBV}$ ,  $T_a = 25^\circ\text{C}$ )



## ■ TYPICAL CHARACTERISTICS


**Reception Dynamic Range vs. Line Current**

( $f=1\text{kHz}$ ,  $\text{THD}=10\%$ ,  $T_a=25^\circ\text{C}$ )




**Sidetone Level vs. Line Current**

( $f=1\text{kHz}$ ,  $V_L=0\text{dBV}$ ,  $T_a=25^\circ\text{C}$ )




**Reception Gain vs. Line Current**

( $f=1\text{kHz}$ ,  $V_L=0\text{dBV}$ ,  $T_a=25^\circ\text{C}$ )



**AC Impedance vs. Frequency**

( $V_L=0\text{dBV}$ ,  $T_a=25^\circ\text{C}$ )




## FULL BALANCED MIXER

## ■ GENERAL DESCRIPTION

The NJM2203D is a full balanced mixer integrated circuit for FM synthesizing tuner. The NJM2203D contains mixer, oscillator, buffer for oscillator output and IF amplifier circuits. By using this IC, RF circuit configuration is simplified and high reliability, stable operation, easy design and time saving adjustment are realized.

## ■ PACKAGE OUTLINE




NJM2203D

## ■ FEATURES

- Minimum outer parts.
- Simplified circuit configuration
- Minimum frequency deviation with over input signal.
- Easy adjustment.
- Package Outline
- Bipolar Technology

DIP16


## ■ BLOCK DIAGRAM



## PIN FUNCTION

- |               |                      |
|---------------|----------------------|
| 1. RF INPUT1  | 9. OSC OUT           |
| 2. GND        | 10. OSC Buffer INPUT |
| 3. $V^+_{14}$ | 11. OSC1             |
| 4. Mix OUT    | 12. OSC2             |
| 5. Mix INPUT  | 13. OSC3             |
| 6. $V^+_{14}$ | 14. OSC4             |
| 7. If OUT     | 15. GND(RF)          |
| 8. GND(IF)    | 16. RF INPUT2        |

## ■ EQUIVALENT CIRCUIT



### ■ ABSOLUTE MAXIMUM RATINGS

 $(T_a = 25^\circ\text{C})$ 

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V <sup>+</sup>	18	V
Power Dissipation	P <sub>D</sub>	500	mW
Operating Temperature Range	T <sub>opr</sub>	−20~+75	℃
Storage Temperature Range	T <sub>stg</sub>	−40~+125	℃


## ■ ELECTRICAL CHARACTERISTICS

 $(V^+ = 12\text{V}, T_a = 25^\circ\text{C})$ 

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Supply Current (MIX)	$I_{CCM}$	STC, no signal	2.5	3.2	3.8	mA
Supply Current (IF+B)	$I_{CCA}$	STC, no signal	8.8	11.0	13.2	mA
Conversion Power Gain (MIX)	$P_G$	STC, $f_{osc}=100\text{MHz}$ , $V_{IN}=1\text{mV}$	21	24	27	dB
Noise Figure (MIX)	NF	STC	—	6.0	7.0	dB
Local Oscillator Voltage (OSC)	$V_{OSC}$	STC, $f_{osc}=110.7\text{MHz}$	1.0	1.3	—	V
Voltage Gain (IF)	$V_G$	STC, $f_{IF}=10.7\text{MHz}$ , $V_{IN}=10\text{mV}$	22	28	—	mV/mV
Input Resistance (IF)	$R_i(\text{IN})$	$f=10.7\text{MHz}$ , $V_{IN}=10\text{mV}$	—	3.2	—	k $\Omega$
Input Capacitance (IF)	$C_i(\text{IN})$	$f=10.7\text{MHz}$ , $V_{IN}=10\text{mV}$	—	3.8	—	pF
Local Osc. Buffer Output (O)	$V_{OB}$	STC, $f_{OSC}=110.7\text{MHz}$	0.5	0.6	—	V
Input Resistance (O-Buf)	$R_O(\text{IN})$	$f=110.7\text{MHz}$ , $V_{IN}=100\text{mV}$	—	1.7	—	k $\Omega$
Input Capacitance (O-Buf)	$C_O(\text{IN})$	$f=110.7\text{MHz}$ , $V_{IN}=100\text{mV}$	—	3.1	—	pF
Output Resistance (O-Buf)	$R_O(\text{OUT})$	$f=110.7\text{MHz}$ , $V_{IN}=100\text{mV}$	—	160	—	$\Omega$


note: STC: Specified Test Circuit

## ■ TEST CIRCUIT




■ TYPICAL CHARACTERISTICS


Operating Current vs. Supply Voltage




Output Level vs. Input Level




Noise Figure vs. Operating Voltage




Power Gain vs. Operating Voltage



Oscillation Voltage vs. Operating Voltage




Input & Output Impedance vs. Operating Voltage




# NJM2203

## TYPICAL APPLICATION




	76~90MHz	88~108MHz	
L1	VS-32	VS-35	TAIKI
L2	VS-33	VS-36	"
L3	VS-34	VS-37	"
D1,2,3	SVC202A,B	SVC202A,B	
C1	6	1.5	
C2	6	4	
C3	7	6	
C4	12	7	
C5	15	15	
C6,7	5	10	
C8	120	120	
R1	150	150	
R2	330	330	
FET	2SK168E,F	2SK168E,F	HITACHI
IFT	154FC-41921N		TOKO

## PATTERN EXAMPLE OF ABOVE CIRCUIT



## Parts Arrangement



(Backside View)



## LOG AMPLIFIER


## ■ GENERAL DESCRIPTION

The NJM2204A is an integrated IF limiting amplifier which contains temperature compensated reference power supply, 6 stage differential limiting amplifier and 6 stage logarithmic suppression circuit.

Its voltage gain is 58dB and linearity is  $\pm 1$ dB within 50dB log dynamic range. The voltage gain and log dynamic range are enlarged by connecting multiple stages.

The NJM2204A is suitable to telecommunication equipment.

## ■ PACKAGE OUTLINE



NJM2204AD

## ■ FEATURES

- Wide log dynamic range (50dB)
- Wide linearity range ( $\pm 1$ dB)
- Large Voltage Gain (58dB)
- Wide stable operating supply voltage range (8~12V)
- Wide stable operating temperature range ( $-20 \sim 85^{\circ}\text{C}$ )
- Package Outline DIP16
- Bipolar Technology

## ■ APPLICATION

- Cellular
- Personal wireless Radio
- Business wireless Radio
- Handy talky

## ■ PIN CONFIGURATION




NJM2204AD

Pin No.	Pin Name	Function
1	RF IN	AC Signal Input (C-coupling)
2	LOG OUT 1	LOG Detector Output (from 1st stage)
3	GND 1	Ground 1
4	V <sub>REF</sub> 1	Internal Reference Voltage 1
5	V <sub>COMP</sub>	Compensation Input to Reference Voltage
6	V <sub>st</sub>	Compensated Output of Reference Voltage
7	GND 2	Ground 2
8	EXT C2	Terminate with C
9	RF OUT	Limited AC Output
10	V <sub>REF</sub> 2	Internal Reference Voltage 2
11	LOG OUT 4	LOG Detector Output (from 6th stage)
12	LOG OUT 3	LOG Detector Output (from 4th and 5th stage)
13	V <sup>+</sup> 2	Supply Voltage Input 2
14	EXT C1	Terminate with C
15	LOG OUT 2	LOG Detector Output (from 2nd and 3rd stage)
16	V <sup>+</sup> 1	Supply Voltage Input 1



## ■ BLOCK DIAGRAM



## ■ LOG DETECTOR OUTPUT CHARACTERISTICS (EXAMPLE)


( $T_a=25^\circ\text{C}$ ,  $V^+=9\text{V}$ ,  $V_{\text{REF}}=6.0\text{V}$ )

PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Log Detector Output	$f_{\text{in}}=455\text{kHz}$ , $V_{\text{in}}=8\text{dB}$ (50 $\Omega$ termination)	0.976	1.004	1.032	V
	$f_{\text{in}}=455\text{kHz}$ , $V_{\text{in}}=-2\text{dB}$ (50 $\Omega$ termination)	0.868	0.896	0.924	V
	$f_{\text{in}}=455\text{kHz}$ , $V_{\text{in}}=-12\text{dB}$ (50 $\Omega$ termination)	0.727	0.755	0.783	V
	$f_{\text{in}}=455\text{kHz}$ , $V_{\text{in}}=-22\text{dB}$ (50 $\Omega$ termination)	0.586	0.614	0.642	V
	$f_{\text{in}}=455\text{kHz}$ , $V_{\text{in}}=-32\text{dB}$ (50 $\Omega$ termination)	0.446	0.474	0.502	V
	$f_{\text{in}}=455\text{kHz}$ , $V_{\text{in}}=-42\text{dB}$ (50 $\Omega$ termination)	0.305	0.333	0.361	V
	$f_{\text{in}}=455\text{kHz}$ , $V_{\text{in}}=-52\text{dB}$ (50 $\Omega$ termination)	0.164	0.192	0.202	V
Log Detector Linearity	$T_a=-20^\circ\text{C}\sim 85^\circ\text{C}$ , $V_{\text{in}}=-2\sim -52\text{dBm}$	—	—	$\pm 1$	dB

\* Log Detection Linearity: It is error between RF input level and ideal input level to straight line connected two detection output points of two input level ( $-2\text{dBm}$ ,  $-52\text{dBm}$ ).

\* Temperature coefficient of Log detection output voltage: approximately  $90\mu\text{V}/^\circ\text{C}$  Typ. ( $-20\sim +85^\circ\text{C}$ ).

## ■ TEST CIRCUIT



## RECOMMENDED OPERATING CONDITION

(Ta = -20~85°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Operating Voltage	V <sup>+</sup>	8.0	9.0	16.0	V
Output Load Impedance	B <sub>RFO</sub>	1	2	—	kΩ
	B <sub>LOGO</sub>	100	—	—	kΩ
Stabilized Voltage	V <sub>VR</sub>	—	6.0	—	V

## ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT
Supply Voltage	V <sup>+</sup>	-0.5~16.0	V
Input Voltage	V <sub>IN</sub>	-0.5~V <sup>+</sup>	V
Output Current	I <sub>LR</sub>	5	mA
	I <sub>RFO</sub>	2	mA
Operating Temperature	T <sub>opr</sub>	-20~85	°C
Storage Temperature	T <sub>stg</sub>	-55~125	°C

(note): The NJM2204A is produced by high frequency wafer process and so destructive voltage against surge pulse is lower than low frequency product.

## ELECTRICAL CHARACTERISTICS


(Ta=25°C, V<sup>+</sup>=9V, V<sub>REF</sub>=6.0V)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Current	I <sub>CC</sub>		—	6	10.0	mA
Maximum Operating Frequency	f <sub>max</sub>		0.5	3	—	MHz
Output Voltage Swing	V <sub>RFO</sub>	Input: +8dBm (50Ω termination)	—	2.0	—	V <sub>P-P</sub>
Log Detection Output	V <sub>LOG</sub>	Input: +8dBm (50Ω termination)	—	1.0	—	V
Log Detection Linearity	L <sub>IN</sub>	V <sub>in</sub> = -2dBm ~ -52dBm (50Ω termination)	—	—	±1	dB
Limiter Amp Gain	G <sub>V</sub>		60	—	—	dB

## TYPICAL CHARACTERISTICS


### Operating Current vs. Operating Voltage

( $T_a = 25^\circ\text{C}$ )




### Limiter Amp Gain

( $V_{in} = -52\text{dBm}$ ,  $V_R = 6\text{V}$  Adjusted,  $T_a = 25^\circ\text{C}$ )




### Log Detector Output

( $V^+ = 9\text{V}$ ,  $V_R = 6\text{V}$  Adjusted,  $f_{in} = 455\text{kHz}$ ,  $T_a = 25^\circ\text{C}$ )




### Log Detector Output

( $V_{in} = -52\text{dBm}$ ,  $V_R = 6\text{V}$  Adjusted,  $T_a = 25^\circ\text{C}$ )



### Log Detector Output $V_R$

( $f_{in} = 455\text{kHz}$ ,  $T_a = 25^\circ\text{C}$ ,  $50\Omega$  Terminal)





# LOW POWER IF/AF PLL CIRCUIT FOR NARROW BAND FM RECEIVER


## ■ GENERAL DESCRIPTION

The NJM2206 is a low power IF/AF PLL circuit for narrowband FM receiver with single or double balanced mixer-IF amplifier and detector. Its low power characteristic is capable for battery operation and remote control.

This device is capable of high signal to noise ratio by PLL detector and high channel separation ratio performance.

Since the NJM2206 can operate 1st IF input frequency at 25MHz and 2nd IF input frequency at 800kHz, the IC is suited for CB transceiver, wireless control system, and other communication systems.


## ■ PACKAGE OUTLINE




## ■ FEATURES

- High Sensitivity
- Low Operating Current 2.8mA( $V^+=7V$ )
- High S/N Ratio 47dB(Typ)
- Less Number of External Components
- Package Outline DIP20, DMP20
- Bipolar Technology

## ■ PIN CONFIGURATION



## ■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V <sup>+</sup>	10	V
Power Dissipation	P <sub>D</sub>	(DIP20) 700 (DMP20) 350	mW
Operating Temperature Range	T <sub>opr</sub>	-20~75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~125	°C

■ ELECTRICAL CHARACTERISTICS

(Ta=25°C, V<sup>+</sup>=7V)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Current	I <sub>CC</sub>		—	2.8	3.8	mA
1st IF Frequency Bandwidth	f <sub>BI</sub>		—	25	—	MHz
1st IF Amp. Gain	G <sub>V1</sub>		—	20	—	dB
Mixer Conversion Gain	G <sub>VM</sub>		—	15	—	dB
2nd IF Amp. Gain	G <sub>VM</sub>		—	60	—	dB
Input Singal Dynamic Range	V <sub>IDR</sub>	for AF Output 1dB deviation	—	100	—	dB
Maximum Input Level	V <sub>IMAX</sub>		0.2	—	—	Vrms
Input Sensitivity	S/N 1	At Input Level 10μVrms	20	—	—	dB
Signal to Noise Ratio	S/N 2	Input Level 1mVrms	40	45	—	dB
Total Harmonic Distortion	THD	Input Level 1mVrms	—	—	3	%
AF Output Level	V <sub>O</sub>	Input Level 1mVrms	24	30	36	mVrms
AM Suppression Ratio	SUP <sub>AM</sub>	for 30% AM at Input Level 100μVrms	—	30	—	dB
Squelch Low Level	V <sub>SL</sub>	10μVrms Input	—	0.1	1.0	V
Squelch High Level	V <sub>SH</sub>	0.5μVrms	5.0	6.4	—	V

The test conditions are as designated below, unless otherwise specified.

1st IF: 20.8MHz, 2nd IF: 455kHz, Modulation frequency: 1kHz

Frequency deviation: 3.5kHz

Test circuit diagram: See attached figure.

Ideal jigs shall be used.



## ■ DESCRIPTION OF OPERATION

### [1] IF AMP, MIXER, and LOCAL OSC

#### (1) 1st IF Amp

Pin (20) is the signal input terminal. The 1st IF amplifier has the frequency characteristic shown in Graph 1 and the I/O characteristic shown in Graph 2. Also, Graph 3 shows the input impedance-to-frequency characteristic, while Graph 4 shows the input level-to-S/N characteristic.

#### (2) Local OSC

This local OSC is composed by connecting a crystal oscillator and series capacitor across pins (1) and (2). The series capacitor is connected for finely adjusting the oscillation frequency and reducing the temperature drift.


Graph 5 shows the oscillation frequency-to-power voltage and the oscillation level-to-power characteristic.

Graph 6 also shows a change of the oscillation frequency to the capacitance of the capacitor connected in series. For details, please contact the crystal oscillator maker.


#### (3) Mixer

The mixer circuit produces the 2nd IF frequency by mixing the 1st IF Amp output and local OSC output signal with each other. A decoupling capacitor is connected to pin (3).


**Graph-1 1st IF Amp Frequency Response**




**Graph-2 1st IF Amp Input-output Character**




**Graph-3 Input Impedance/Capacitance vs. Frequency**




**Graph-4 Input Level vs. S/N Ratio**



**Graph-5 Local Oscillator Output Level/Freq. vs. Operating Voltage**



**Graph-6 Trimming-C vs. Local Frequency**



Note) It is depending on the crystal oscillator.

#### (4) Pin (4)-GND Capacitor

The capacitor to be connected across pin (4) and GND composes a low-pass filter as shown in Fig. 1.

The cutoff frequency  $f_c = 1/2\pi CR$

This cutoff frequency  $f_c$  is set to be more than two times the 2nd IF frequency. This C is about 80pF maximum, and it can suppress higher harmonics components without affecting the 455kHz output.

This behaviour is shown in Graph 7.

(5) The capacitor across pins (4) and (7) serves as the coupling capacitor for the mix out and 2nd IF Amp stage. A ceramic filter is insertable instead of the coupling capacitor.

(6) The S/N ratio is changed by the capacitor across pin (6) and GND when the input level is low as shown in Graph 8. this is because the capacitor across pin (6) and GND serves as the decoupling capacitor in the 2nd IF Amp stage, so that the 2nd IF Amp gain is reduced when this capacitance of the capacitor decreases.






Fig. 1

Graph-7 Pin (4) Low-pass Filter C Value-higher Harmonics component



Graph-8 Change of Input Sensitivity by Pin (6) Decoupling Capacitor




## [2] Operation Principle of PLL Demodulation

### (1) Operation principle of NJM2206 FM demodulator circuit

When FM is locked at the center frequency, the oscillation frequency of VCO follows frequency change of the FM input VCO oscillation frequency to the input signal frequency and, the control voltage becomes the demodulated output. VCO oscillation frequency to the input signal frequency and, the control voltage becomes the demodulated output.

The FM demodulation circuit of NJM2206 is constructed as shown in BLOCK DIAGRAM 2.

Fig. 2 PLL Demodulation Circuit Block Diagram



Assume  $v_i$  be the input signal voltage and  $v_o$  be the VCO signal voltage in Fig. 2.

$$v_i = V_i \sin \{ \omega_i t + \theta_i(t) \} \quad (1)$$

$$v_o = V_o \cos \{ \omega_o t + \theta_o(t) \} \quad (2)$$

From equations (1) and (2), signal voltage  $v_c$  after eliminating high-frequency components via the LPF is obtained by equation (3).

$$v_c = K_D \cdot F(S) \cdot \sin \{ (\omega_i - \omega_o)t + \theta_i(t) - \theta_o(t) \} \quad (3)$$

Where  $F(S)$ : Transfer function of LPF

$K_D$ : Conversion gain of phase comparator



When the angular frequency of the input signal coincides with the angular frequency of the output signal, error voltage  $v_e$  proportional to the phase differences is obtained as shown in equation (4).

$$\begin{aligned} v_e &= K_D \cdot F(S) \cdot \sin \{ \theta_i(t) - \theta_o(t) \} \\ &\approx K_D \cdot F(S) \{ \theta_i(t) - \theta_o(t) \} \end{aligned} \quad (4)$$

Also, the  $v_e$ -to-VCO angular frequency  $\omega_o$  relation is represented by equation (5).

$$\omega_o = \omega_i + K_o v_e \quad (5)$$

where  $\omega_i$ : Free-running angular frequency of VCO

$K_o$ : Conversion gain of VCO

Since the microscopic change of the phase angle with time is given by the angular frequency change component  $\Delta\omega$  we obtain;  $\Delta\omega_o = K_o \cdot v_e = d\theta_o(t)/dt$  (6)

From equations (5) and (6), we obtain the PLL transfer function as shown in equation (7)

$$H(S) = \frac{\theta_o(S)}{\theta_i(S)} = \frac{KF(S)}{S + KF(S)} \quad (7)$$

where  $K = K_o \cdot K_D$ : Loop gain coefficient

Assume that  $\theta_e(S) = \theta_i(S) - \theta_o(S)$ , and we obtain equation (8) from equation (7);

$$\frac{\theta_e(S)}{\theta_i(S)} = \frac{S}{S + KF(S)} \quad (8)$$

Let's consider about the phase difference of the input signal and VCO output signal when the angular frequency of the input signal has changed stepwise by  $\Delta\omega$ , while PLL is being locked.

Since  $\theta_i(S) = \Delta\omega/S^2$ , we obtain from equation (8)

$$\lim_{t \rightarrow \infty} \theta_e(t) = \lim_{S \rightarrow 0} \theta_e(S) = \frac{\Delta\omega}{KF(S)} \quad (9)$$

It is understood from equation (9) that phase difference  $\theta_e$  between the input signal and VCO output signal is proportional to angular frequency deviation  $\Delta\omega$  values.

From equation (9),  $\theta_e = \Delta\omega/KF(S)$ . Error voltage  $v_e$  produced when the phase difference  $\theta_e$  has been generated is obtained from equation (4) as follows;

$$v_e = K_D \cdot F(S) \cdot \theta_e \quad (10)$$

From equation (10),

$$v_e = \Delta\omega/K_o \quad (11)$$

The output voltage of the phase comparator (after the LPF stage) is proportional to the angular frequency deviation of the input signal when a phase difference has been produced. Accordingly, this error voltage serves as the demodulated output of the FM signal as it is.

References: "Phase lock techniques" Floyd M Gardner

"Basis and application of PLL", Hideo Kadota

## (2) Low-pass filter (LPF)

The LPF of NJM2206 is shown in Fig. 3.




Fig. 3 NJM2206 LPF

The loop band is determined by this LPF, and it affects the maximum phase deviation capture range, maximum frequency response characteristic, or noise bandwidth. The PLL transfer function is obtained when the LPF shown in Fig. 2 is used.

$$H(S) = \frac{S\omega_n(2\xi - \frac{\omega_n}{K}) + \omega_n}{S^2 + 2\xi\omega_n S + \omega_n^2}$$

$$\omega_n = \left(\frac{K}{\tau_1 + \tau_2}\right)^{1/2}: \text{Natural angular frequency}$$

$$\xi = \frac{1}{2} \left(\frac{K}{\tau_1 + \tau_2}\right)^{1/2} \left(\tau_2 + \frac{1}{K}\right): \text{Damping factor}$$

When  $K \gg 1$ ,  $\xi = \frac{1}{2} \omega_n \tau_2$

This filter is characterized that since the loop gain, and damping factor are adjustable separately, the narrow band is obtainable with high stability of PLL.

#### Exmample of calculation of LPF constants

$K_o = 0.5f_o$ : Conversion gain of VCO,  $f_o$ : free-running frequency  
 $K_D = 1.96$ : Conversion gain of phase comparator x gain of amplifier  
 $K_o K_D = 0.98f_o$   
 $R_1 = 20k\Omega$

The above values are calculated from the design values of the NJM2206 circuit constants.

Assume that the maximum frequency deviation  $\Delta f = 3.5kHz$ , the modulation signal frequency  $f_m = 1kHz$ ,  $f_o = 455kHz$  and the maximum phase error  $\phi_{c\max}$  is obtained by;

$$\phi_{c\max} = \frac{2\pi}{K_o K_D} \cdot \frac{\Delta f}{f_o} = 0.05$$

Assume that natural angular frequency  $f_n = 10kHz$ , and we obtain from Fig. 3;

$$\frac{\phi_e}{\frac{\Delta f}{f_n}} = 0.1$$

$$\phi_c = 0.1 \times \frac{\Delta f}{f_n} = 0.035$$

Accordingly, we obtain, assuming that  $f_n = 10kHz$ ;

$$\tau_1 + \tau_2 = \frac{K_o K_D f_o}{(2\pi f_n)^2} = 113\mu S$$

Damping factor  $\xi = 0.707$ ,

$$\tau_2 = \frac{2\xi}{2\pi f_n} = 22\mu S$$

$$\therefore \tau_1 = 91\mu S$$

From these values, we obtain C and  $R_2$  as follows.

$$C = \tau_1 / R_1 = 4500pF$$

$$R_2 = \tau_2 / C = 4.9k\Omega$$




Fig. 4 Steady-state Phase Error by Sine Wave FM

**(3) Effect of LPF constants on the detection characteristic of PLL demodulator circuit**

Graphs 9, 10 and 11 show the input-to-output characteristic, modulation frequency-to-AF output characteristic, and frequency deviation-to-distortion factor characteristic when LPF constants were changed, respectively. Table 1 shows LPF constants in these cases.

• **Input-to-output characteristic (Graph 9)**

The noise level from  $-100\text{dBm}$  to  $-70\text{dBm}$  is affected by the natural angular frequency and lock range. Since the input level, where the noise level suppression is started, is transient just before the PLL is locked, the noise level is affected by the damping factor and capture range.

• **Modulation frequency-to-AF output characteristic (Graph 10)**

The band is demodulated from (1) and (2), and determined by the natural angular frequency. If this band is wide, the noise level increases:

• **Frequency deviation-to-distortion factor characteristic (Graph 11)**

The maximum frequency deviation is determined by the natural angular frequency.

• **LPF constants, the capture range, and lock range (Graph 12)**

Graph 12 shows the capture range and lock range when LPF constants were changed. From this graph and the input-to-output characteristic shown in Graph 9, it is understood that the noise level is changed by the lock range.

Table-1

①	$C=2200\text{pF}$ , $R_2=1\text{k}\Omega$	$f_n=15.6\text{kHz}$ , $\xi=0.1$
②	$C=1000\text{pF}$ , $R_2=330\Omega$	$f_n=23.6\text{kHz}$ , $\xi=0.02$
③	$C=2200\text{pF}$ , $R_2=5.1\text{k}\Omega$	$f_n=14.3\text{kHz}$ , $\xi=0.5$






Fig. 9. Input-to-output characteristic


Graph 9 Input-output Characteristic




Graph 10 Modulated Frequency vs. A.F. Output Voltage



Graph 11 Frequency Deviation vs. Distortion



Graph 12 LPF Constance, Capture Range, Lock Range



## (5) VCO


Graph 13 shows the VCO oscillation frequency-to-LPF output voltage characteristic. The LPF output voltage (voltage across pins (13) — (14)) becomes the VCO control voltage.

As shown in Graph 13, this relation is linear, and its gradient is determined by the VCO conversion gain.


Also, the linearity range is closely related to the lock range. Graph 14 shows the VCO free-running-to-timing C characteristic to show a change of the VCO free-running frequency when timing C is changed.

The capacitor connected across pins (11), (12) and GND suppresses the higher harmonics of the VCO output.


**Graph 13 VCO Frequency vs. LPF Output Voltage**




**Graph 14 VCO Free Running Frequency vs. Timing Capacitance**




**Graph 15 VCO Free Running Frequency vs. Operating Voltage**



**Graph 16 VCO Free Running Frequency Deviation vs. Operating Voltage**




**Graph 17 VCO Frequency Deviation vs. Ambient Temperature**



Connection Resistance between pin 1 and 12  
Use timing Capacitance at 0 ppm/°C



**Graph 18 VCO Frequency Deviation vs. Ambient Temperature**




### [3] Squelch Circuit Function

The squelch sensitivity is adjustable by the resistance value  $R$  connected between pin (9) and  $V^+$ . Graph 19 shows the relation between resistance  $R$  and squelch release level. As shown in graph 20, the squelch sensitivity corresponding to the S/N ratio required for mute function is adjustable by resistance  $R$ . Graph 21 shows the power voltage-to-squelch release level characteristic. Also, the squelch attack time is adjustable by the capacitor connected across pin (9) and GND. This characteristic is obtained by changing the gradient of the squelch level from a high level to a low level by using an external capacitor.


(Note) Squelch release level: Input signal level when the squelch level (pin (8) DC potential) changes from the high level to low level.

The VCO timing  $C$  is adjustable by maximizing the DC voltage of pin (9) when an 1mVrms non-modulated signal input is applied.


**Graph 19 Squelch Open Level vs. Squelch Resistance**




**Graph 20 Squelch Sensitivity Characteristics**




**Graph 21 Squelch Open Level vs. Operating Voltage**  
( $C = 1.0 \mu F$ ,  $R = 5.0 k\Omega$ )



**Graph 22 Squelch Input/Output Characteristics**



**Graph 23 Operating Current vs. Operating Voltage**



### [4] NJM2206 overall characteristics

#### (1) DC characteristic

Graph 23 shows the power voltage-to-current consumption characteristic, while graph 24 shows the ambient temperature-to-current consumption characteristic.


#### (2) AC characteristic

Graph 25 shows the power voltage-to-output level characteristic. As shown from this graph, this IC is characterized with small change of the AF output level against power fluctuations.


Also, the input/output characteristic is shown in graph 26. Graph 28 and 29 show the S/N ratio, sense, and AF output level-to-power voltage characteristic and the S/N ratio, sense, and AF output level-to-ambient temperature characteristic, respectively.



**Graph 24 Operating Current vs. Ambient Temperature**




**Graph 25 AF Output Level vs. Operating Voltage**




**Graph 26 Input/Output Characteristics**

( $V^+ = 7.0V$ ,  $f = 20.8MHz$ , LPF,  $C = 200pF$ ,  $R = 1k\Omega$ , VCO Timing,  $C = 60pF$ )




**Graph 27 Distortion, AF Output Level vs. Off-Center Frequency**

( $V^+ = 7.0V$ ,  $f_{DEV} = 3.5kHz$ ,  $V_{in} = 1mVrms$ )




**Graph 28 Signal to Noise Ratio, Sense, AF Output Level vs. Operating Voltage**

(Test Condition : S/N Ratio, AF Output :  
 $v_{in} = 1mVrms$   
Sense :  $v_{in} = 10\mu Vrms$ )




**Graph 29 Signal to Noise Ratio, Sense, AF Output Level vs. Ambient Temperature**

(Test Condition : S/N Ratio, AF Output :  
 $v_{in} = 1mVrms$   
Sense :  $v_{in} = 10\mu Vrms$ )



## TEST CIRCUIT







## ■ GENERAL DESCRIPTION

The NJM2211 is a monolithic phase-locked loop (PLL) system especially designed for data communications. It is particularly well suited for FSK modem applications, and operates over a wide frequency range of 0.01Hz to 300kHz. It can accommodate analog signals between 2mV and 3V, and can interface with conventional DTL, TTL and ECL logic families. The circuit consists of a basic PLL for tracking an input signal frequency within the passband, a quadrature phase detector which provides carrier detection, and an FSK voltage comparator which provides FSK demodulation. External components are used to independently set carrier frequency, bandwidth, and output delay.

## ■ PACKAGE OUTLINE



NJM 2211 D



NJM 2211 M


## ■ FEATURES

- Wide Operating Voltage (4.5V to 20V)
- Wide frequency range (0.01Hz to 300 kHz)
- DTL/TTL/ECL logic compatibility
- FSK demodulation with carrier-detector
- Wide dynamic range (2mV to 3V<sub>rms</sub>)
- Adjustable tracking range ( $\pm 1\%$  to  $\pm 80\%$ )
- Excellent temperature stability (20ppm/°C typical)
- Package Outline DIP14, DMP14
- Bipolar Technology

## ■ APPLICATIONS


- FSK demodulation
- Data synchronization
- Tone decoding
- FM detection
- Carrier detection

## ■ PIN CONFIGURATION



NJM2211D  
NJM2211M

## ■ BLOCK DIAGRAM



## ■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V <sup>+</sup>	20	V
Input Signal Level	V <sub>IN</sub>	3	V <sub>rms</sub>
Power Dissipation	P <sub>D</sub>	(DIP14) 700	mW
		(DMP14) 300	mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C

## ■ ELECTRICAL CHARACTERISTICS


(V\* = +12V, Ta = 25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Voltage	V*		4.5	—	20	V
Operating Current	I <sub>CC</sub>	R <sub>0</sub> ≥10kΩ	—	5	11	mA
Oscillator						
Frequency Accuracy	Δf <sub>0</sub>		—	±1.0	—	%
Frequency Stability Temp. Coefficient	Δf <sub>0</sub> /ΔT	R <sub>1</sub> =∞	—	±20	—	ppm/°C
Power Supply Rejection	PSRR	V <sup>+</sup> =12±1V V <sup>+</sup> =5±0.5V	—	±0.05 ±0.2	±1.5	%/V %/V
Upper Frequency Limit	f <sub>0</sub> MAX	R <sub>0</sub> =8.2kΩ, C <sub>0</sub> =400pF	—	300	—	kHz
Lowest Operating Frequency	f <sub>0</sub> MIN	R <sub>0</sub> =2MΩ, C <sub>0</sub> =50μF	—	0.01	—	Hz
Timing Resistor						
Timing Resistor	R <sub>0</sub>	Operating Range	5	—	2000	kΩ
		Recommended Range	15	—	100	kΩ
Loop Phase Detector						
Peak Output Current	I <sub>0</sub>	Meas. at pin 11	±100	±200	±300	μA
Output Offset Current	I <sub>OS</sub>		—	±2.0	—	μA
Output Impedance	Z <sub>0</sub>		—	1.0	—	MΩ
Maximum Voltage Swing	V <sub>OM</sub>	Ref. to pin 10	±4.0	±5.0	—	V
Quadrature Phase Detector						
Peak Output Current	I <sub>0</sub>	Meas. at Pin 3	—	150	—	μA
Output Impedance			—	1.0	—	MΩ
Maximum Voltage Swing			—	11	—	V <sub>P-P</sub>
Input Preamp						
Input Impedance	R <sub>IN</sub>	Meas. at Pin 2	—	20	—	kΩ
Input Signal Voltage Required to Cause Limiting	V <sub>IN</sub>		—	2	—	mV <sub>rms</sub>

Voltage Comparator

Input Impedance	$R_{IN}$	Measure at Pin 3 & 8	—	2	—	M $\Omega$
Input Bias Current	$I_B$		—	100	—	nA
Voltage Gain	$G_V$	$R_L = 5.1k\Omega$	—	70	—	dB
Output Voltage Low	$V_{SAT}$	5, 6, 7 $I_{C3} = 3mA$	—	0.3	1.0	V
Output Leakage Current	$I_{LEAK}$	$V_0 = 12V$	—	0.01	11	$\mu A$
Internal Reference						
Output Voltage	$V_{REF}$	Measure at Pin 10	4.75	5.30	5.85	V
Output Impedance	$Z_0$		—	100	—	$\Omega$

■ EQUIVALENT CIRCUIT



## ■ CIRCUIT FUNCTION

### ● Singal Input (Pin 2)

The input signal is AC coupled to this terminal. The internal impedance at pin 2 is 20k $\Omega$ . Recommended input signal levels in the range of 10mV<sub>rms</sub> to 3V<sub>rms</sub>.

### ● Quadrature Phase Detector Output (Pin 3)

This is the high-impedance output of the quadrature phase detector, and is internally connected to the input of lock-detect voltage comparator. In tone detection applications, pin 3 is connected to ground through a parallel combination of R<sub>D</sub> and C<sub>D</sub> (see Figure 1) to eliminate chatter at the lock-detect outputs. If this tone-detect section is not used, pin 3 can be left open circuited.

### ● Lock-Detect Output, Q (Pin 5)

The output at pin 5 is at a "high" state when the PLL is out of lock and goes to a "low" or conducting state when the PLL is locked. It is an open collector type output and required a pull-up resistor, R<sub>L</sub>, to V<sup>+</sup> for proper operation. In the "low" state it can sink up to 5mA of load current.

### ● Lock-Detect Complement, Q (Pin 6)

The output at pin 6 is the logic complement of the lock-detect output at pin 5. This output is also an open collector type stage which can sink 5mA of load current in the low or "on" state.

### ● FSK Data Output (Pin 7)

This output is an open collector logic stage which requires a pull-up resistor, R<sub>L</sub>, to V<sup>+</sup> for proper operation. It can sink 5mA of load current. When decoding FSK signals the FSK data output will switch to a "high" or off state for low input frequency, and will switch to a "low" or on state for high input frequency. If no input signal is present, the logic state at pin 7 is indeterminate.

### ● FSK Comparator Input (Pin 8)

This is the high-impedance input to the FSK voltage comparator. Normally, an FSK post-detection or data filter is connected between this terminal and the PLL phase-detector output (pin 11). This data filter is formed by R<sub>F</sub> and C<sub>F</sub> of Figure 1. The threshold voltage of the comparator is set by the internal reference voltage, V<sub>R</sub>, available at pin 10.

### ● Reference Voltage, V<sub>R</sub> (Pin 10)

This pin is internally biased at the reference voltage level, V<sub>R</sub>; V<sub>R</sub>=V<sub>+</sub>/2-650mV. The DC voltage level at this pin forms an internal reference for the voltage levels at pin 3, 8, 11, and 12. Pin 10 must be bypassed to ground with a 0.1 $\mu$ F capacitor.

### ● Loop Phase Detector Output (Pin 11)

This terminal provides a high impedance output for the loop phase-detector. The PLL loop filter is formed by R1 and C1 connected to pin 11 (see Figure 1). With no input signal, or with no phase error within the PLL, the DC level at pin 11 is very nearly equal to V<sub>REF</sub>. The peak voltage swing available at the phase detector output is equal to  $\pm V_{REF}$ .




Figure 1 FSK & Tone Detection

● **VCO Control Input (Pin 12)**

VCO free-running frequency is determined by external timing resistor, R0, connected from this terminal to ground. The VCO free-running frequency, f0, is given by:

$$f_0(\text{Hz}) = \frac{1}{R_0 C_0}$$

where C0 is the timing capacitor across pins 13 and 14. For optimum temperature stability R0 must be in the range of 10kΩ to 100kΩ (see Typical Electrical Characteristics).

This terminal is a low impedance point, and is internally biased at a DC level equal to VR. The maximum timing current drawn from pin 12 must be limited to ≤3mA for proper operation of the circuit.

● **VCO Timing Capacitor (Pins 13 and 14)**

VCO frequency is inversely proportional to the external timing capacitor, C0, connected across these terminals. C0 must be non-polarized, and in the range of 200pF to 10μF.

● **VCO Frequency Adjustment**

VCO can be fine tuned by connecting a potentiometer, RX, in series with R0 at pin 12 (see Figure 2)

● **VCO Free-Running Frequency, F0**

The NJM2211 does not have a separate VCO output terminal. Instead, the VCO outputs are internally connected to the phase-detector sections of the circuit. However, for setup or adjustment purposes, the VCO free-running frequency can be measured at pin 3 (with CD disconnected) with no input and also pin 2 shorted to pin 10.

■ **DESIGN EQUATIONS**

See Figure 1 for Definitions of Components.

1. VCO Center Frequency, f0:

$$f_0(\text{Hz}) = \frac{1}{R_0 C_0}$$

2. Internal Reference Voltage, VR (measured at pin 10):

$$V_R = \left( \frac{+V_s}{2} \right) - 650\text{mV}$$

3. Loop Lowpass Filter Time Constant, τ:

$$\tau = R_1 C_1$$

4. Loop Damping, ζ:

$$\zeta = \left( \sqrt{\frac{C_0}{C_1}} \right) \left( \frac{1}{4} \right)$$

5. Loop Tracking Bandwidth, ±Δf/f0:

$$\Delta f/f_0 = R_0/R_1$$

6. FSK Date Filter Time Constant, τF:

$$\tau_F = R_F C_F$$

7. Loop Phase Detector Conversion Gain, Kφ:

(Kφ is the differential DC voltage across pins 10 and 11, per unit of phase error at phase-detector input):

$$K_\phi (\text{in volts per radian}) = \frac{(-2)(V_{REF})}{\pi}$$

8. VCO conversion Gain, K0, is the amount of change in VCO frequency per unit of DC voltage change at pin 11:


$$K_0 (\text{in Hertz per volt}) = \frac{-1}{C_0 R_1 V_{REF}}$$

9. Total Loop Gain KT:

$$K_T (\text{in radians per second per volt}) = 2\pi K_\phi K_0 = 4/C_0 R_1$$

10. Peak Phase-Detector Current, IA:

$$I_A (\text{mA}) = \frac{V_{REF}}{25}$$



## ■ APPLICATIONS

### FSK Decoding

Figure 2 shows the basic circuit connection for FSK decoding. With reference to Figures 1 and 2, the functions of external components are defined as follows: R0 and C0 set the PLL center frequency. R1 sets the system bandwidth, and C1 sets the loop filter time constant and the loop damping factor. C<sub>F</sub> and R<sub>F</sub> form a one pole post-detection filter for the FSK data output. The resistor R<sub>B</sub> (=510kΩ) from pin 7 to pin 8 introduces positive feedback across FSK comparator to facilitate rapid transition between output logic states.

Recommended component values for some of the most commonly used FSK bauds are given in Table 1.




Figure 2 FSK Decoding

Table 1. Recommended Value for FSK

(Ref. Fig. 2)

FSK Band	Component Values
300 Band	C0=0.039μF C <sub>F</sub> =0.005μF
F <sub>1</sub> =1070Hz	C1=0.01μF R0=18kΩ
f <sub>2</sub> =1270Hz	R1=100kΩ
300 Band	C0=0.022μF C <sub>F</sub> =0.005μF
f <sub>1</sub> =2025Hz	C1=0.0047μF R0=18kΩ
f <sub>2</sub> =2225Hz	R1=200kΩ
1200 Band	C0=0.027μF C <sub>F</sub> =0.0022μF
f <sub>1</sub> =1200Hz	C1=0.01μF R0=18kΩ
f <sub>2</sub> =2200Hz	R1=30kΩ

### Design Instructions

The circuit of Figure 2 can be tailored for any FSK decoding application by the choice of five key circuit components; R0, R1, C0, C1 and C<sub>F</sub>. For a given set of FSK mark and space frequencies, f<sub>1</sub> and f<sub>2</sub>, these parameters can be calculated as follows:

- Calculate PLL center frequency, f<sub>0</sub>  

$$f_0 = \frac{f_1 + f_2}{2}$$
- Choose a value of timing resistor R0 to be in the range of 10kΩ to 100kΩ. This choice is arbitrary. The recommended value is R0≅20kΩ. The final value of R0 is normally fine-tuned with the series potentiometer, R<sub>X</sub>.
- Calculate value of C0 from Design Equation No. 1 or from Typical Performance Characteristics:  

$$C0 = 1/R0f_0$$
- Calculate R1 to give a Δf equal to the mark-space deviation:  

$$R1 = R0[f_0/(f_1 - f_2)]$$
- Calculate C1 to set loop damping. (See Design Equation No. 4.)  
 Normally, ζ≅1/2 is recommended  
 Then: C1=C0/4 for ζ=1/2
- Calculate Data Filter Capacitance, C<sub>F</sub>:  
 For R<sub>F</sub>=100kΩ, the recommended value of C<sub>F</sub> is:  

$$C_F \text{ (in } \mu\text{F)} = \frac{3}{\text{Band Rate}}$$



Note: All calculated component values except R0 can be rounded off to the nearest standard value, and R0 can be varied to fine-tune center frequency through a series potentiometer, R<sub>x</sub> (see Figure 2).

### Design Example

75 Band FSK demodulator with mark/space frequencies of 1110/1170Hz:

Step 1: Calculate  $f_0$ :

$$f_0 = (1110 + 1170)(1/2) = 1140\text{Hz}$$

Step 2: Choose R0=20k $\Omega$  (18k $\Omega$  fixed resistor in series with 5k $\Omega$  potentiometer)

Step 3: Calculate C0 from V<sub>CO</sub> Frequency vs. Timing Capacitor: C0=0.044 $\mu$ F

Step 4: Calculate R1: R1=R0(1140/60)=380k $\Omega$

Step 5: Calculate C1: C1=C0/4=0.011 $\mu$ F

Note: All values except R0 can be rounded off to nearest standard value.

### FSK Decoding With Carrier Detect

The lock-detect section of the NJM2211 can be used as a carrier detect option for FSK decoding. The recommended circuit connection for this application is shown in Figure 3. The open-collector lock-detect output, pin 6, is shorted to the data output (pin 7). Thus, the data output will be disabled at "low" state, until there is a carrier within the detection band of the PLL, and the pin 6 output goes "high" to enable the data output.

The Minimum value of the lock-detect filter capacitance C<sub>D</sub> is inversely proportional to the capture range,  $\pm\Delta f_c$ . This is the range of incoming frequencies over which the loop can acquire lock and is always less than the tracking range. It is further limited by C1. For most applications,  $\Delta f_c < \Delta f/2$ . For R<sub>D</sub>=470k $\Omega$ , the approximate minimum value of C<sub>D</sub> can be determined by:

$$C_D (\mu\text{F}) \geq 16/\text{capture range in Hz}$$


With values of C<sub>D</sub> that are too small, chatter can be observed on the lock-detect output as an incoming signal frequency approaches the capture bandwidth. Excessively large values of C<sub>D</sub> will slow the response time of the lock-detect output.

### Tone Detection

Figure 4 shows the generalized circuit connection for tone detection. The logic outputs, Q and  $\bar{Q}$  at pins 5 and 6 are normally at "high" and "low" logic states, respectively. When a tone is present within the detection band of the PLL, the logic state at these outputs becomes reversed for the duration of the input tone. Each logic output can sink 5mA of load current.

Both logic outputs at pins 5 and 6 are open-collector type stages, and require external pull-up resistors R<sub>L1</sub> and R<sub>L2</sub> as shown in Figure 4.

With reference to Figure 1 and 4, the function of the external circuit components can be explained as follows: R0 and C0 set VCO center frequency, R1 sets the detection bandwidth, C1 sets the lowpass-loop filter time constant and the loop damping factor, and R<sub>L1</sub> and R<sub>L2</sub> are the respective pull-up resistors for the Q and  $\bar{Q}$  logic outputs.



(Data Output is "low" when no carrier is present)

Figure 3. FSK Demodulation with Carrier Detect Capability




Figure 4. Tone Detection



## Design Instructions

The circuit of Figure 4 can be optimized for any tone-detection application by the choice of five key circuit components:  $R_0$ ,  $R_1$ ,  $C_0$ ,  $C_1$ , and  $C_D$ . For a given input tone frequency,  $f_s$ , these parameters are calculated as follows:

1. Choose  $R_0$  to be in the range of  $15\text{k}\Omega$  to  $100\text{k}\Omega$ . This choice is arbitrary.
2. Calculate  $C_0$  to set center frequency,  $f_0$  equal to  $f_s$ :  $C_0 = 1/R_0 f_s$ .
3. Calculate  $R_1$  to set bandwidth  $\pm \Delta f$  (see Design Equation No. 5):  $R_1 = R_0 (f_0/\Delta f)$

Note: The total detection bandwidth covers the frequency range of  $f_0 = \Delta f$ .

4. Calculate value of  $C_1$  for a given loop damping factor:  
 $C_1 = C_0 / 16\zeta^2$   
Normally  $\zeta \approx 1/2$  is optimum for most tone-detector applications, giving  $C_1 = 0.25 C_0$ .  
Increasing  $C_1$  improves the out-of-band signal rejection, but increases the PLL capture time.
5. Calculate value of filter capacitor  $C_D$ . To avoid chatter at the logic output, with  $R_D = 470\text{k}\Omega$ ,  $C_D$  must be:  
 $C_D (\mu\text{F}) \geq (16 / \text{capture range in Hz})$   
Increasing  $C_D$  slows the logic output response time.

## Design Examples

Tone detector with a detection band of  $1\text{kHz} \pm 20\text{Hz}$ :

- Step 1: Choose  $R_0=20\text{k}\Omega$  ( $18\text{k}\Omega$  in series with  $5\text{k}\Omega$  potentiometer).
- Step 2: Choose  $C_0$  for  $f_0=1\text{kHz}$ :  $C_0=0.05\mu\text{F}$ .
- Step 3: Calculate  $R_1$ :  $R_1=(R_0)(1000/20)=1\text{M}\Omega$ .
- Step 4: Calculate  $C_1$ : for  $\zeta=1/2$ ,  $C_1=0.25\mu\text{F}$ ,  $C_0=0.013\mu\text{F}$ .
- Step 5: Calculate  $C_D$ :  $C_D=16/38=0.42\mu\text{F}$ .
- Step 6: Fine tune the center frequency with the  $5\text{k}\Omega$  potentiometer,  $R_x$ .

### Linear FM Detection

The NJM2211 can be used as a linear FM detector for a wide range of analog communications and telemetry applications. The recommended circuit connection for the application is shown in Figure 5. The demodulated output is taken from the loop phase detector output (Pin 11), through a post detection filter made up of  $R_F$  and  $C_F$ , and an external buffer amplifier. This buffer amplifier is necessary because of the high impedance output at pin 11. Normally, a non-inverting unity gain op amp can be used as a buffer amplifier, as shown in Figure 5.




Figure 5. Linear FM Detector

The FM detector gain, i.e., the output voltage change per unit of FM deviation, can be given as:


$$V_{OUT} = R1 \cdot V_R / 100 \cdot R0 \text{ Volts/\% deviation}$$

where  $V_R$  is the internal reference voltage. For the choice of external components  $R_1$ ,  $R_0$ ,  $C_D$ ,  $C_1$  and  $C_F$ , see the section on Design Equations.

■ TYPICAL CHARACTERISTICS


Operating Current

( $T_a = 25^\circ\text{C}$ )




VCO Frequency

( $V^+ = 12\text{V}$ ,  $T_a = 25^\circ\text{C}$ )




Center Frequency Drift

( $V^+ = 12\text{V}$ ,  $R_1 = 10R_0$ ,  $f = 1\text{kHz}$ )




VCO Frequency

( $V^+ = 12\text{V}$ ,  $T_a = 25^\circ\text{C}$ )



Center Frequency

( $f_0 = 1\text{kHz}$ ,  $R \geq 10R_0$ ,  $T_a = 25^\circ\text{C}$ )



Curve	$R_0$
1	5 K
2	10 K
3	30 K
4	100 K
5	300 K


## FM IF WITH LOG AMPLIFIER

## ■ CONNECTION DIAGRAM

The NJM2232A is high precision FM IF IC with log amplifier, designed to be used for handy type wireless apparatus.

The NJM2232A includes in one chip of IC, at each block, the mixer, local oscillator limiter, log amplifier, FM detector, and so on, with which set up the IF block of handy type wireless apparatus that requires high precision electronic detection.

## ■ PACKAGE OUTLINE



NJM2232AM

## ■ FEATURES

- RSSI features are excellent
 

Linearity	$\pm 1\text{dB}$
Dynamic Range	90dB
Temperature	$\pm 2\text{dB}$
- Low power dissipation ( $V_{CC}=6\text{V}$ ) 5.2mA typ.
- Operating voltage 5~9V
- Package Outline DMP24
- Bipolar Technology


## ■ RECOMMENDED OPERATIONAL CONDITION

- Operating Voltage  $V^+$  5.0~9.0V

## ■ APPLICATION

- Automobile telephone
- Codeless Telephone
- MCA
- Celler Radio
- Business Wireless apparatus
- Various measuring units

## ■ BLOCK DIAGRAM



NJM2232AM

■ TERMINAL EXPLANATION

PIN	SYMBOL	Function
1	V <sub>CC</sub>	Supply Voltage Input of IF-AMP1, RSSI and Reference
2	IF IN	IF-AMP1(Limiter Amp.) Signal Input.
3	GND	Ground of IF-AMP1, RSSI and Reference
4	EXT. C1	Capacitor Connection Terminal1(Limiter Amp. AC Decoupling)
5	EXT. C2	Capacitor Connection Terminal2 (Limiter Amp. AC Decoupling)
6	DEC 1	Reference Decoupling Capacitor1
7	FILT IN	Filter Input between IF-AMP1 and IF-AMP2
8	DEC 2	Reference Decoupling Capacitor2
9	EXT. C3	Capacitor Connection Terminal3 (Limiter Amp. AC Decoupling)
10	AGND	Ground of IF-AMP2 and RSSI
11	IF OUT	IF-AMP2(Limiter Amp.) Signal Output
12	AV <sub>CC</sub>	Supply Voltage Input of IF-AMP2 and RSSI
13	RSSI	RSSI Input
14	CV <sub>CC</sub>	FM-DISCR1 Supply Voltage Input
15	QUAD IN	Quadrature Detector Input
16	CGND	FM-DISCR1 Ground
17	AF OUT	Audio Signal Output
18	DEC 3	Reference Decoupling Capacitor3
19	BGND	Mixer Ground
20	MIX IN	Mixer Signal Input
21	OSC 2	Crystal Oscillator Terminal2
22	OSC 1	Crystal Oscillator Terminal1
23	BV <sub>CC</sub>	Mixer Supply Voltage Input
24	MIX OUT	Mixer Signal Output

■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V <sup>+</sup>	12	V
Power Dissipation	P <sub>D</sub>	700	mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C

■ ELECTRICAL CHARACTERISTICS

(V<sup>+</sup>=6V, Ta=25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Current	I <sub>CC</sub>	11, 21, 22pin, no loading	—	5.2	8.5	mA
Mixer Voltage Gain	G <sub>MIX</sub>	f <sub>IN</sub> =90MHz, -40dBm	18	20	22	dB
RSSI Output Voltage (1)	V <sub>L1</sub>	f <sub>IN</sub> =455kHz, -90dBm	0.135	—	0.405	V
RSSI Output Voltage (2)	V <sub>L2</sub>	f <sub>IN</sub> =455kHz, -80dBm	0.41	—	0.71	V
RSSI Output Voltage (3)	V <sub>L3</sub>	f <sub>IN</sub> =455kHz, 0dBm	2.56	—	2.94	V
RSSI Linearity	V <sub>LIN</sub>	(Note 1)	-1	0	1	dB
RSSI Dynamic Range	DR	(Note 1)	90	—	—	dB
IF Output Voltage	V <sub>IF</sub>	f <sub>IN</sub> =455kHz, -50dBm	1.2	1.4	1.6	V
Audio Output Voltage	V <sub>OUT</sub>	Standard Modulation Signal (Note 2)	150	200	250	mV
Total Harmonic Distortion	THD	Standard Modulation Signal (Note 2)	—	—	1	%
S/N Ratio	S/N	Standard Modulation Signal (Note 2)	40	—	—	dB
AMRR	AMR	Standard Modulation Signal (Note 3)	30	—	—	dB

(Note 1) RSSI Linearity has 10 measuring points (-90, -80~0dBm) from where getting the ideal linearity by way of mini square method, and that each 10 measured spots should stay on within the range of ± 1 dB that can be obtained during the process of the measurement. Also in the process of the measurement, RSSI dynamic range 90 dB can be obtained at the same time.

(Note 2) f<sub>IN</sub>=455kHz, -20dBm, f<sub>MOD</sub>=1kHz, f<sub>DEV</sub>=3kHz

(Note 3) f<sub>IN</sub>=455kHz, -20dBm, f<sub>MOD</sub>=1kHz, AM 30%MOD




\_\_\_\_\_

## ■ TERMINAL EXPLANATION

### (1) Supply Voltage

The supply voltage is to be delivered at each block, such as limiter Amplifier block ((1), (12) Pin), Mixer block (23) pin, FM Discrimination block (14) pin and so on. When applying the voltage, proceed it supplying from the latter block to front in order of the block structure. When the mixer block and FM block are not required the IC is not operation, no functioning as long as the power supply is off.



〈Supply Voltage〉


### (2) Mixer Input

Mixer input impedance (20) pin is designed to be set at  $1.5k\Omega$  (standard) on voltage. It is advisable to input after DC cutting, for desired matched circuit.

### (3) Oscillator

As far as the local oscillator input goes, there are 2 methods as shown below.


1. Input after setting the crystal oscillating circuit, on (21), (22) pins.
2. Connect (21) pin directly on supply voltage, and then input the external local oscillator output directly to pin 22.



〈Oscillator〉

### (4) Filter (to be used between Mixer and Limiter Amp.)

Mixer output impedance (24) pin is  $2k\Omega$  (standard), Limiter Amp. Impedance (2) pin is  $18k\Omega$  (standard) are desired. Input harmonizing to the filter to be used for adequate matched circuit.



〈Limiter Amp. Input〉

### (5) Limiter Amp. Input


Limiter amp. impedance is designed to be  $18k\Omega$  (standard). Be sure to input after DC cutting.

### (6) Decoupling Capacitance

(4), (5), (9) pins capacitor are AC decoupling capacitor, Which are set as a part of amplifier feed back circuit of Limiter amp. block. Please apply about  $0.1\mu F$  capacitance.

### (7) Reference Capacitor

(6), (8), (18) pins capacitor are AC decoupling capacitor which are to be connected to the internal reference. Please apply about  $0.1\mu F$  capacitance.




〈Decoupling Capacitor〉



## (8) Limiter Amp. Inter Section Filter

The limiter amp, the inter section filter is composed of the resonator applied with the tuning coil as in the drawing.


Upon designing the RSSI linearity, it is advisable to apply the resonator coil with no loading  $Q=55$ ,  $L=680\mu\text{H}$  condition, and so proceed DC cutting before the coil.



<Inter Section Filter>

## (9) Limiter Amplifier

As shown in the drawing, the limiter amp. is the open emitter, and the limiter amp. output can be obtained by putting adequate resistor to pin (11).




<Limiter Amp. Output>

## (10) Quadrature Detecting phase Shifter


In order to detect quadrature, input the signal that has shifted the phase for 90 degree from pin (15) to RLC paralleled resonator.

The resistor value should be decided to obtain the desired audio output.



<Phase Shifter>

- (11) RSSI detecting current shall be shifted from current into voltage by the internal resistor  $32\text{k}\Omega$ . And at the same time, please put the external capacitor value to be able to stay constantly for the desired time.




<RSSI Output>






## ■ TYPICAL CHARACTERISTICS


**Mixer Voltage Gain vs. Frequency**




**mixer Voltage Gain vs. Local Input Level**



**RSSI Characteristics vs. Mixer Input**



**RSSI Output Voltage vs. Temperature**





## ■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)


PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V <sup>+</sup>	8	V
Power Dissipation	P <sub>D</sub>	(DIP8) 500	mW
		(DMP8) 300	mW
		(DIP8) 800	mW
Operating Temperature Range	T <sub>opr</sub>	-20~75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~125	°C

## ■ ELECTRICAL CHARACTERISTICS


(V<sup>+</sup>=5V, [M-Type V<sup>+</sup>=3V], f=83MHz, f<sub>m</sub>=1kHz, Δf=22.5kHz dev., Ta=25°C)

CHARACTERISTICS		SYMBOLS	CIRCUIT	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Operating Current		I <sub>CC</sub>	2	V <sub>IN</sub> =0	—	5.2	8.0	mA
−3dB Limiting Sensitivity		V <sub>IN(lim)</sub>	2		—	3.0	7.0	dBμ
Quiescent Sensitivity		Q <sub>S</sub>	2		—	11.0	—	dBμ
Conversion Gain		G <sub>C</sub>	—		—	31	—	dB
Local OSC Voltage	NJM2236A	V <sub>OSC</sub>	1	f <sub>OSC</sub> =60MHz	40	80	120	mVrms
	NJM2236				70	110	180	mVrms
1 Pin Parallel Input Impedance	Resistance	r <sub>ip1</sub>	3	f=83MHz	—	57	—	Ω
3 Pin Parallel Output Impedance	Resistance	r <sub>op3</sub>	3		—	25	—	kΩ
	Capacitance	c <sub>op3</sub>			—	2.0	—	pF
4 Pin Parallel Input Impedance	Resistance	r <sub>ip4</sub>	3		—	2.7	—	kΩ
	Capacitance	c <sub>ip4</sub>			—	3.3	—	pF
6 Pin Parallel Output Impedance	Resistance	r <sub>op6</sub>	3		f=10.7MHz	—	100	—
	Capacitance	c <sub>op6</sub>		—		4.8	—	pF
Local OSC Stop Voltage		V <sub>stop</sub>	1		—	0.9	1.3	V

## ■ TEST CIRCUIT 1




## ■ TEST CIRCUIT 2




# ■ TEST CIRCUIT 3

Input, Output Impedance


(1) rip 1




(2) rop 3, cop 3



(3) rip 4, cip 4







(4) rop 6, cop 6



## ■ TEST CIRCUIT COIL DATA

(Japan Band for 76.0MHz to 108.0MHz)


COIL	f <sub>0</sub>	Q <sub>0</sub>	TURNS	C <sub>0</sub>	
T 1 RF Coil	100MHz	100	0.7mmφ 2 $\frac{1}{4}$ (Japan Band)  SUMIDA 0295-057	22pF  (ext.)	 Ferrite Core
T 2 osc Coil	100MHz	100	0.7mmφ 2 $\frac{1}{2}$ (Japan Band)  SUMIDA 0295-056	30pF  (ext.)	 Ferrite Core
T 3 FM IFT Coil	10.7MHz	①-③ 90	①-③ 11T ④-⑥ 2T Wire : 0.12mmφ UEW SUMIDA 2153-414-041	①-③ 82pF	 Bottom View
T 4 FM DET Coil	10.7MHz	①-③ 100	①-③ 10T Wire : 0.12mmφ UEW SUMIDA 2153-4095-331	①-③ 150pF	 Bottom View

- Band Pass Filter (B. P. F.) : SOSHIN ELECTRIC Co., LTD. ...BPWB5
- Tuning Capacitor : ALPS ELECTRIC Co., LTD. ...VCB41E101

## TYPICAL CHARACTERISTICS


Operating Current vs. Operating Voltage

( $V_{IN}=0$ ,  $T_a=25^\circ\text{C}$ )




Local Frequency Drift vs. Operating Voltage


( $V_{IN}=0$ ,  $T_a=25^\circ\text{C}$ )



$V_{IN}(\text{lim})$ ,  $Q_s$  vs.  $V_{CC}$   
( $f=63\text{MHz}$ ,  $f_m=1\text{kHz}$ ,  
 $J_f=22.5\text{kHzdev.}$ ,  $T_a=25^\circ\text{C}$ )




$V_{IN}(\text{lim})$ ,  $Q_s$ ,  $J_f$  vs.  $T_a$   
( $V^*=5\text{V}$ ,  $f=83\text{MHz}$ ,  $f_m=1\text{kHz}$ ,  
 $J_f=22.5\text{kHzdev.}$  (only IC))



$V_{\text{tank}}$  vs.  $T_a$

( $V^*=5\text{V}$ ,  $f_{\text{osc}}=72.3\text{MHz}$  (Only IC))




## AM/FM RADIO

## ■ GENERAL DESCRIPTION

The NJM2237 is monolithic integrated circuit in a 20-lead dual in-line plastic package designed for use in 3-6V portable AM/FM radio receivers.

The functions incorporated are AM RF amplifier, AM mixer, FM/AM IF amplifier, FM/AM detector, AM AGC circuit Audio Power amplifier.


## ■ PACKAGE OUTLINE



## ■ FEATURES

- Wide Operating Voltage (1.8~6.0V)
- Very Simple DC switching of FM/AM
- High AM signal handling
- 4Ω speaker direct drive
- Low tweet
- Most suitable to use with NJM2236
- Package Outline DIP20
- Bipolar Technology

## ■ BLOCK DIAGRAM



(note) Dotted line shws  $V^* = 4.5V$



# ■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V <sup>+</sup>	8	V
Output Current	I <sub>O(peak)</sub>	550	mA
Power Dissipation	P <sub>D</sub>	1.2	W
Operating Temperature Range	T <sub>opr</sub>	-20~75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~125	°C

# ■ ELECTRICAL CHARACTERISTICS

(V<sup>+</sup> = 3V, Ta=25°C, FM: f=10.7MHz, Δf=22.5kHz dev., fm=1kHz

AM: f=1MHz, Mod=30%, fm=1kHz Unless otherwise noted)


CHARACTERISTICS		SYMBOLS	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
	Operating Current	I <sub>CC</sub> (FM)	V <sub>IN</sub> =0	—	15	20	mA
		I <sub>CC</sub> (AM)	V <sub>IN</sub> =0	—	15	20	
F  M	—3dB Limiting Sensitivity	V <sub>IN(lim)</sub>		—	36	42	dBμ
	Detection Output Voltage	V <sub>OD</sub>	V <sub>IN</sub> =80dBμ	22	31	44	mVrms
	Signal to Noise Ratio	S/N	V <sub>IN</sub> =80dBμ	—	70	—	dB
	Total Harmonic Distortion	THD	V <sub>IN</sub> =80dBμ	—	0.3	—	%
	Am Rejection Ratio	AMR	V <sub>IN</sub> =80dBμ	—	33	—	dB
A  M	Voltage Gain	G <sub>V</sub>	V <sub>IN</sub> =30dBμ	5	11	17	mVrms
	Detection Output Voltage	V <sub>OD</sub>	V <sub>IN</sub> =66dBμ	22	31	44	mVrms
	Signal to Noise Ratio	S/N	V <sub>IN</sub> =66dBμ	—	46	—	dB
	Total Harmonic Distortion	THD1	V <sub>IN</sub> =66dBμ	—	1.5	—	%
		THD2	V <sub>IN</sub> =106dBμ	—	4.0	—	
	Local OSC Stop Voltage	V <sub>STOP</sub>	V <sub>OSC</sub> —6dB	—	1.0	1.5	V
P  W	Voltage Gain	G <sub>V</sub>	f=1kHz, R <sub>L</sub> =4Ω	37	40	43	dB
	Output Power	P <sub>OD1</sub>	f=1kHz, R <sub>L</sub> =4Ω, THD=10%	180	220	—	mW
		P <sub>OD2</sub>	V <sup>+</sup> =4.5V f=1kHz, R <sub>L</sub> =4Ω, THD=10%	—	500	—	
	Total Harmonic Distortion	THD	f=1kHz, R <sub>L</sub> =4Ω, P <sub>O</sub> =50mW	—	0.5	20	%
Output Noise Voltage	V <sub>NO</sub>	R <sub>O</sub> =10kΩ, R <sub>L</sub> =4Ω BW=30Hz~20kHz	—	0.18	—	mVrms	

## ■ TERMINAL VOLTAGE AT NO SIGNAL





( $V^+ = 3V$ ,  $T_a = 25^\circ C$ )

PIN NO	FUNCTION	SYMBOLS	TYPICAL VALUE.		UNIT
			AT AM	AT FM	
1	GND	$V_1$	0	0	V
2	FM IF IN	$V_2$	2.4	2.0	V
3	FM/AM Switch	$V_3$	0	2.0	V
4	FM DET	$V_4$	2.9	2.9	V
5	DET OUT	$V_5$	0.4	0.7	V
6	PW IN	$V_6$	0	0	V
7	PW Bypass	$V_7$	0.6	0.6	V
8	PW GND	$V_8$	0	0	V
9	PW OUT	$V_9$	1.5	1.5	V
10	PW Bootstrap	$V_{10}$	2.8	2.8	V
11	$V^+ 1$	$V_{11}$	3.0	3.0	V
12	AGC1	$V_{12}$	0.6	0	V
13	AGC2	$V_{13}$	0.6	0	V
14	AM DET	$V_{14}$	0	0	V
15	AM Bipass	$V_{15}$	1.3	0	V
16	AM IF IN	$V_{16}$	1.3	0	V
17	AM Osc	$V_{17}$	2.9	2.9	V
18	$V^+ 2$	$V_{18}$	2.9	2.9	V
19	AM MIX OUT	$V_{19}$	2.9	2.9	V
20	AM RF IN	$V_{20}$	2.9	2.9	V

## ■ TEST CIRCUIT




## ■ TEST CIRCUIT COIL DATA

COIL NO.	F <sub>0</sub>	Q <sub>0</sub>	TURNS	C <sub>0</sub>	BOTTOM VIEW
T <sub>1</sub> : FM IFT (MIX OUT)	455kHz	①-③ 80	①-③ 60T ④-⑥ 16T Wire : 0.09mmφ UEW SUMIDA 2150-2173-302	①-③ 1500pF	 <p>Bottom View</p>
T <sub>2</sub> : AM OSC	796kHz	①-③ 125	①-② 15T ②-③ 89T Wire : 0.06mmφ UEW SUMIDA 2157-2239-213A	—	 <p>Bottom View</p>
T <sub>3</sub> : AM DET	455kHz	①-③ 105	①-③ 127T Wire : 0.06mmφ UEW SUMIDA 2150-2083-061	①-③ 330pF	 <p>Bottom View</p>
T <sub>4</sub> : FM DET	10.7MHz	①-③ 100	①-③ 10T Wire : 0.12mmφ UEW SUMIDA 2153-4095-331	①-③ 150pF	 <p>Bottom View</p>


## INPUT OUTPUT IMPEDANCE

CHARACTERISTIC	SYMBOL	CIRCUIT	TEST CONDITION	TYP.	UNIT
Pin 2 Input Impedance (FM)	$R_{IN2}$ $C_{IN2}$	1	$f=10.7\text{MHz}$	4.6 5.0	$k\Omega$ pF
Pin 20 Input Impedance (AM)	$R_{IN20}$ $C_{IN20}$	2	$f=1\text{MHz}$	20 11	$k\Omega$ pF
Pin 16 Input Impedance (AM)	$R_{IN16}$ $C_{IN16}$	3	$f=455\text{kHz}$	6 3.7	$k\Omega$ pF
Pin 19 Output Impedance (AM)	$R_{O19}$ $C_{O19}$	4	$f=455\text{kHz}$	2.5 5.5	$k\Omega$ pF
Pin 14 Output Impedance (AM)	$R_{O14}$ $C_{O14}$	5	$f=455\text{kHz}$	100 5.0	$k\Omega$ pF


## TEST CIRCUIT 1 (Pin 2 FM Input Resistance, Capacitance)




## TEST CIRCUIT 2 (Pin 20 AM Input Resistance, Capacitance)




## ■ TEST CIRCUIT 3 (Pin 16 AM IF Input Resistance, Capacitance)



## ■ TEST CIRCUIT 4 (Pin 19 AM Mix Output Resistance, Capacitance)



## ■ TEST CIRCUIT 5 (Pin 14 AM DET Output Resistance, Capacitance)



## ■ NOTES


### 1. The frequency characteristics at AM and FM mode

The output impedance of pin5 (Ro5) and external capacitor C1 decide frequency characteristics.

The value of Ro5 turns to 10kΩ at AM mode and 5kΩ at FM mode.

Accordingly should consider above, trim C1 to get proper frequency response.

Besides should design the location of C1 closer to pin1 (GND) to get low tweet.



### 2. Loading speaker

Recommend to connect the speaker between pin11 (V+) and pin10 (bootstrap) at V+ = 3V for better low supply to voltage operation.

When Vcc is above 4.5V, recommend the speaker connection between pin9 (PW OUT) and (GND) through a coupling capacitor.

### 3. Termination to the power stage


The audio signal of output pin5 includes carrier component slightly, therefore a capacitor between pin6 and GND have to be connected to decrease carrier component.

### 4. Supply voltage start-up


The supply voltage of radio circuit block should not start up before power stage start-up.

## TYPICAL CHARACTERISTICS


Operating Current vs. Operating Voltage  
( $V_{IN} = 0$ )




$V_{OD}$ , AMR, S/N, THD vs.  $V_{IN}$




$V_{OD}$ , S/N,  $V_{OD}$ , S/N, THD- $V_{IN}$




$V_{OD}$ , THD vs.  $V^*$



$V_{OD}$ , THD vs.  $V^*$




$V_{OD}$ ,  $V_{IN}(\text{lim})$  vs.  $T_a$







## TYPICAL CHARACTERISTICS




**Total Harmonic Distortion vs. Output Power**  
( $V^+ = 4.5V, f = 1kHz$ )




**Total Harmonic Distortion vs. Output Power**  
( $V^+ = 3V, f = 1kHz$ )




**Total Harmonic Distortion vs. Output Power**  
( $V^+ = 4.5V, R_L = 4\Omega$ )



**Total Harmonic Distortion vs. Output Power**  
( $V^+ = 3V, R_L = 4\Omega$ )




**Total Harmonic Distortion vs. Frequency**  
( $V^+ = 3V, V_o = 450mV_{rms}$ )






## TYPICAL CHARACTERISTICS


**Power Dissipation vs. Output Power**  
( $f=1\text{kHz}$ ,  $R_L=8\Omega$ )




**Power Dissipation vs. Output Power**  
( $f=1\text{kHz}$ ,  $R_L=4\Omega$ )




**Output Power vs. Operating Voltage**  
( $f=1\text{kHz}$ ,  $\text{THD}=10\%$ ,  $R_L=4\Omega$ )




**Total Harmonic Distortion vs. Temperature**  
( $V^*=3\text{V}$ ,  $f=1\text{kHz}$ ,  $R_L=4\Omega$ )



**Power Dissipation vs. Temperature**



## ■ FM/AM RADIO APPLICATION CIRCUIT



## ■ FM/AM RADIO APPLICATION CIRCUIT

COIL NO.	F <sub>0</sub>	Q <sub>0</sub>	TURNS	C <sub>0</sub>	BOTTOM VIEW
L <sub>1</sub> : RF Coil	100MHz	100	0.7mmφ 2 $\frac{1}{4}$ T (Japan Band) SUMIDA 0295-057	22pF (ext.)	<p>Ferrite Core</p>
L <sub>2</sub> : OSC Coil	100MHz	100	0.7mmφ 2 $\frac{1}{2}$ T (Japan Band) SUMIDA 0295-056	30pF (ext.)	<p>Ferrite Core</p>
L <sub>3</sub> : AM ANT	796kHz	①-② 200	①-② 100 T L=600μH ③-④ 17 T Wire : 4/0.07mm UATC Core : 10mmφ×80mm MITUMI YI-7160-1	—	<p>BOTTOM VIEW</p>
L <sub>4</sub> : AM OSC	796kHz	①-③ 125	①-② 15 T ②-③ 89 T Wire : 0.06mmφ UEW SUMIDA 2157-2239-213 A	—	<p>BOTTOM VIEW</p>

COIL NO.	F <sub>0</sub>	Q <sub>0</sub>	TURNS	C <sub>0</sub>	BOTTOM VIEW
T <sub>1</sub> : FM IFT	10.7MHz	①-③ 90	①-③ 11 T ④-⑥ 2 T Wire : 0.12mmφ UEW SUMIDA 2153-414-041	①-③ 82pF	
T <sub>2</sub> : AM IFT	455kHz	①-③ 80	①-③ 60 T ④-⑥ 16 T Wire : 0.09mmφ UEW SUMIDA 2150-2173-302	①-③ 1500pF	
T <sub>3</sub> : AM DET	455kHz	①-③ 105	①-③ 127 T Wire : 0.06mmφ UEW SUMIDA 2150-2083-061	①-③ 3330pF	
T <sub>4</sub> : FM DET	10.7MHz	①-③ 100	①-③ 10 T Wire : 0.12mmφ UEW SUMIDA 2153-4095-331	①-③ 150pF	


## AM/FM RADIO

## ■ GENERAL DESCRIPTION

The NJM2241 is monolithic integrated circuit in a 24-lead small outline package designed for use in 3-6V portable AM/FM radio receivers.

The functions incorporated are AM RF amplifier, AM mixer, FM/AM IF amplifier, FM/AM detector, FM/AM detector, FM/AM tuning/indicator, AM AGC circuit, Audio Power amplifier.

## ■ PACKAGE OUTLINE




NJM2241M

## ■ FEATURES

- Wide Operating Voltage (1.8~6.0V)
- Tuning Indicator LED direct drive (10mA Max.)
- Very Simple DC switching of FM/AM
- High AM signal handling
- 4Ω speaker direct drive
- Low tweet
- Most suitable to use with NJM2236
- Package Outline DMP24
- Bipolar Technology

## ■ BLOCK DIAGRAM



(note) Dotted line shows  $V_{CC}=4.5V$

■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V <sup>+</sup>	8	V
Lamp Current	I <sub>Lamp(Max)</sub>	10	mA
Output Current	I <sub>O(peak)</sub>	550	mA
Power Dissipation	P <sub>D</sub>	700	mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C

■ ELECTRICAL CHARACTERISTICS

(V<sup>+</sup>=3V, Ta=25°C, FM: f=10.7MHz, Δf=22.5kHz dev., fm=1kHz

AM: f=1MHz, Mod=30%, fm=1kHz Unless otherwise noted)


	CHARACTERISTICS	SYMBOLS	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
	Operating Current	I <sub>CC</sub> (FM)	V <sub>IN</sub> =0	—	15	20	mA
		I <sub>CC</sub> (AM)	V <sub>IN</sub> =0	—	15	20	
F M	-3dB Limiting Sensitivity	V <sub>IN(lim)</sub>		—	36	42	dBμ
	Detection Output Voltage	V <sub>OD</sub>	V <sub>IN</sub> =80dBμ	22	31	44	mVrms
	Signal to Noise Ratio	S/N	V <sub>IN</sub> =80dBμ	—	70	—	dB
	Total Harmonic Distortion	THD	V <sub>IN</sub> =80dBμ	—	0.3	—	%
	Am Rejection	AMR	V <sub>IN</sub> =80dBμ	—	33	—	dB
	Lamp Lighting Sensitivity	V <sub>L</sub>		—	47	55	dBμ
A M	Voltage Gain	G <sub>V</sub>	V <sub>IN</sub> =30dBμ	5	11	17	mVrms
	Detection Output Voltage	V <sub>OD</sub>	V <sub>IN</sub> =66dBμ	22	31	44	mVrms
	Signal to Noise Ratio	S/N	V <sub>IN</sub> =66dBμ	—	46	—	dB
	Total Harmonic Distortion	THD1	V <sub>IN</sub> =66dBμ	—	1.5	—	%
		THD2	V <sub>IN</sub> =106dBμ	—	4.0	—	
	Local OSC Stop Voltage	V <sub>stop</sub>	V <sub>OSC</sub> -6dB	—	1.0	1.5	V
P W	Lamp Lighting Sensitivity	V <sub>L</sub>		—	30	—	dBμ
	Voltage Gain	G <sub>V</sub>	f=1kHz, R <sub>L</sub> =4Ω	37	40	43	dB
	Output Power	P <sub>OD1</sub>	f=1kHz, R <sub>L</sub> =4Ω, THD=10%	180	220	—	mW
		P <sub>OD2</sub>	V <sup>+</sup> =4.5V f=1kHz, R <sub>L</sub> =4Ω, THD=10%	—	500	—	
	Total Harmonic Distortion	THD	f=1kHz, R <sub>L</sub> =4Ω, P <sub>O</sub> =50mW	—	0.5	2.0	%
	Output Noise Voltage	V <sub>NO</sub>	R <sub>O</sub> =10kΩ, R <sub>L</sub> =4Ω BW=30Hz~20kHz	—	0.18	—	mVrms

## ■ TERMINAL VOLTAGE AT NO SIGNAL

( $V^+ = 3V$ ,  $T_a = 25^\circ C$ )





CHARACTERISTICS		SYMBOLS	TYPICAL VALUES		UNIT
PIN NO	FUNCTION		AT AM	AT FM	
1	GND	$V_1$	0	0	V
2	FM IF IN	$V_2$	2.4	2.0	V
3	FM/AM Switch	$V_3$	0	2.0	V
4	FM DET	$V_4$	2.9	2.9	V
5	DET OUT	$V_5$	0.4	0.7	V
6	LED DRIVER	$V_6$	—	—	V
7	PW IN	$V_7$	0	0	V
8	PW REF	$V_8$	1.35	1.35	V
9	PW Bypass	$V_9$	0.6	0.6	V
10	PW GND	$V_{10}$	0	0	V
11	PW OUT	$V_{11}$	1.5	1.5	V
12	PW Bootstrap	$V_{12}$	2.8	2.8	V
13	$V^+ 1$	$V_{13}$	3.0	3.0	V
14	AGC1	$V_{14}$	0.6	0	V
15	AGC2	$V_{15}$	0.6	0	V
16	AM DET	$V_{16}$	0	0	V
17	Not Use	—	—	—	—
18	AM Bypass	$V_{18}$	1.3	0	V
19	AM IF IN	$V_{19}$	1.3	0	V
20	Not Use	—	—	—	—
21	AM Osc	$V_{21}$	2.9	2.9	V
22	$V^+ 2$	$V_{22}$	2.9	2.9	V
23	AM MIX OUT	$V_{23}$	2.9	2.9	V
24	AM RF IN	$V_{24}$	2.9	2.9	V

## ■ TEST CIRCUIT





## ■ TEST CIRCUIT COIL DATA


COIL NO.	F <sub>0</sub>	Q <sub>0</sub>	TURNS	C <sub>0</sub>	
T <sub>1</sub> : AM IFT (MIX OUT)	455 kHz	①-③ 80	①-③ 60 T ④-⑥ 16 T Wire : 0.09mmφ UEW SUMIDA 2150-2173-302	①-③ 1500 pF	 <p>Bottom View</p>
T <sub>2</sub> : AM OSC	796 kHz	①-③ 125	①-② 15 T ②-③ 89 T Wire : 0.06mmφ UEW SUMIDA 2157-2239-213 A	—	 <p>Bottom View</p>
T <sub>3</sub> : AM DET	455 kHz	①-③ 105	①-③ 127 T Wire : 0.06mmφ UEW SUMIDA 2150-2083-061	①-③ 330 pF	 <p>Bottom View</p>
T <sub>4</sub> : FM DET	10.7 MHz	①-③ 100	①-③ 10 T Wire : 0.12mmφ UEW SUMIDA 2153-4095-331	①-③ 150 pF	 <p>Bottom View</p>




## INPUT OUTPUT IMPEDANCE


CHARACTERISTICS	SYMBOLS	CIRCUITS	TEST CONDITIONS	TYP.	UNIT
Pin 2 Input Impedance	RIN2	1	$f = 10.7\text{MHz}$	4.6	$k\Omega$
(FM)	CIN2			5.0	pF
Pin 24 Input Impedance	RIN24	2	$f = 1\text{kHz}$	20	$k\Omega$
(AM)	CIN24			11	pF
Pin 19 Input Impedance	RIN19	3	$f = 455\text{kHz}$	6	$k\Omega$
(AM)	CIN19			3.7	pF
Pin 23 Output Impedance	RO23	4	$f = 455\text{kHz}$	2.5	$k\Omega$
(AM)	CO23			5.5	pF
Pin 16 Output Impedance	RO16	5	$f = 455\text{kHz}$	100	$k\Omega$
(AM)	CO16			5.0	pF

## TEST CIRCUIT 1 (Pin 2 FM Input Resistance, Capacitance)



## TEST CIRCUIT 2 (Pin 24 AM Input Resistance, Capacitance)





## ■ NOTES


### 1. The frequency characteristics AM and FM mode

The output impedance of pin5 (Ro5) and external capacitor C1 decide frequency characteristics.

The value of Ro5 turns to 10kΩ at AM mode and 5kΩ at FM mode.

Accordingly should consider above, trim C1 to get proper frequency response.

Besides should design the location of C1 closer to pin1 (GND) to get low tweet.



### 2. Loading speaker


Recommend to connect the speaker between pin11 (Vcc) and pin10 (bootstrap) at  $V_c = 3V$  for better low supply to voltage operation. When Vcc is above 4.5V, recommend the speaker connection between pin9 (PW OUT) and (GND) through a coupling capacitor.

### 3. Termination to the power stage

The audio signal of output pin5 includes carrier component slightly, therefore a capacitor between pin and GND have to be connected to decrease carrier component.

### 4. Supply voltage start-up


The supply voltage of radio circuit block should not start up before power stage start-up.



## TYPICAL CHARACTERISTICS


### Operating Current vs. Operating Voltage

( $V_{IN}=0$ )




### $V_{OD}$ , AMR, S/N, THD vs. Input Voltage

( $V^* = 3V$ ,  $f = 10.7MHz$ ,  $f_m = 1kHz$ ,  $\Delta f = 22.5kHz$  dev.,  $0dB = 34.5mVrms$ )




### $V_{OD}$ , S/N, THD vs. Input Voltage

( $V^* = 3V$ ,  $f = 1005kHz$ ,  $f_m = 1kHz$ ,  $MOD = 30\%$ ,  $0dB = 32mVrms$ )




### $V_{OD}$ , THD vs. Operating Voltage

( $f = 10.7MHz$ ,  $f_m = 1kHz$ ,  $\Delta f = 22.5kHz$  dev.,  $0dB = 34.5mVrms$ )




### $V_{OD}$ , THD vs. Operating Voltage

( $f = 1005kHz$ ,  $f_m = 1kHz$ ,  $MOD = 30\%$ ,  $0dB = 32mVrms$ )




### $V_{OD}$ , $V_{IN(lim)}$ vs. Temperature


( $V^* = 3V$ ,  $AM: f = 1005kHz$ ,  $f_m = 1kHz$ ,  $MOD = 30\%$ ,  $FM: f = 10.7MHz$ ,  $f_m = 1kHz$ ,  $\Delta f = 22.5kHz$  dev.)




## TYPICAL CHARACTERISTICS




**Total Harmonic Distortion vs. Output Power**  
( $V^* = 4.5V, f = 1kHz$ )




**Total Harmonic Distortion vs. Output Power**  
( $V^* = 3V, f = 1kHz$ )




**Total Harmonic Distortion vs. Output Power**  
( $V^* = 4.5V, R_L = 4\Omega$ )



**Total Harmonic Distortion vs. Output Power**  
( $V^* = 3V, R_L = 4\Omega$ )




**Total Harmonic Distortion vs. Frequency**  
( $V^* = 3V, V_O = 450mV_{rms}$ )




## TYPICAL CHARACTERISTICS


**Power Dissipation vs. Output Power**  
( $f=1\text{ kHz}$ ,  $R_L=8\Omega$ )




**Power Dissipation vs. Output Power**  
( $f=1\text{ kHz}$ ,  $R_L=4\Omega$ )




**Output Power vs. Operating Voltage**  
( $f=1\text{ kHz}$ ,  $\text{THD}=10\%$ ,  $R_L=4\Omega$ )





**Total Harmonic Distortion vs. Temperature**  
( $V^*=3\text{ V}$ ,  $f=1\text{ kHz}$ ,  $R_L=4\Omega$ )







**Power Dissipation vs. Temperature**







## FM/AM RADIO APPLICATION CIRCUIT

COIL NO.	F <sub>0</sub>	Q <sub>0</sub>	TURNS	C <sub>0</sub>	
L <sub>1</sub> : RF Coil	100MHz	100	0.7mmφ 2 $\frac{1}{4}$ T SUMIDA 0295-057	22pF (ext.)	
L <sub>2</sub> : OSC Coil	100MHz	100	0.7mmφ 2 $\frac{1}{2}$ T SUMIDA 0295-056	30pF (ext.)	
L <sub>3</sub> : AM ANT	796kHz	①-② 200	①-② 100 T L=600μH ③-④ 17 T Wire : 4/0.07mm UATC Core : 10mmφ×80mm MITUMI YI-7160-1	—	
L <sub>4</sub> : AM OSC	796kHz	①-③ 125	①-② 15 T ②-③ 89 T Wire : 0.06mmφ UEW SUMIDA. 2157-2239-213A	—	



## FM/AM RADIO APPLICATION CIRCUIT

COIL NO.	F <sub>0</sub>	Q <sub>0</sub>	TURNS	C <sub>0</sub>	BOTTOM VIEW
T <sub>1</sub> : FM IFT	10.7 MHz	①-③ 90	①-③ 11 T ④-⑥ 2 T Wire : 0.12mmφ UEW SUMIDA 2153-414-041	①-③ 82 pF	
T <sub>2</sub> : AM IFT	455 kHz	①-③ 80	①-③ 60 T ④-⑥ 16 T Wire : 0.09mmφ UEW SUMIDA 2150-2173-302	①-③ 1500 pF	
T <sub>3</sub> : AM DET	455 kHz	①-③ 105	①-③ 127 T Wire : 0.06mmφ UEW SUMIDA 2150-2083-061	①-③ 330 pF	
T <sub>4</sub> : FM DET	10.7 MHz	①-③ 100	①-③ 10 T Wire : 0.12mmφ UEW SUMIDA 2153-4095-331	①-③ 150 pF	

## NARROW BAND FM IF IC

## ■ GENERAL DESCRIPTION

The NJM2292 is a narrow band FM IF IC designed for use in cordless telephones and amateur radios, etc...It contains almost all blocks of the narrow band FM IF system—a mixer, an IF amplifier, an RSSI and a Quadrature detector, for example. It features low supply current to make a sharp reduction of total power consumption possible.


## ■ FEATURES

- Low Operating Voltage (1.8~7.0V)
- Low Operating Current (20mA typ. @  $V^+=2.4V$ )
- Maximum input frequency (100MHz)
- A ceramic discriminator is available
- Package Outline SSOP20
- Bipolar Technology

## ■ APPLICATIONS


- Amateur radios
- Cordless telephones, etc.

## ■ PACKAGE OUTLINE



NJM2292V

## ■ PIN CONFIGURATION



NJM2292V

## ■ MAXIMUM ABSOLUTE RATINGS

(Ta=25°C)


PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	$V^+$	10	V
Power Dissipation	$P_d$	300	mW
Operating Temperature Range	$T_{opr}$	-30 ~ +85	°C
Storage Temperature Range	$T_{stg}$	-40 ~ +125	°C

## ELECTRICAL CHARACTERISTICS

( $V^+=2.4V$ ,  $f_c=21.7MHz$ ,  $f_{mod}=1kHz$ ,  $1mV$ ,  $f_{dev}=\pm 3kHz$ ,  $T_a=25^\circ C$ )

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Current	$I_{CC}$	No signal, Squelch off		2.0	2.7	mA
Mixer						
Gain	$G_{MIX}$		20	25		dB
Input resistance	$R_{MIX}$		2.7	3.6	4.5	k $\Omega$
Limiting sensitivity	LIMIT	-3dB limiting		3.0		$\mu V_{rms}$
Audio output voltage	$V_{OUT}$		50	70		mV $_{rms}$
Filter amplifier gain	$A_f$	$V_i = 1mV_{rms}$ , 1kHz	45	48		dB
Filter amplifier output voltage	$V_{ref}$		0.75	0.9	1.05	V
RSSI maximum output voltage	$V_{RMAX}$	$R_{rs} = 18k\Omega$ , $I_{F_{in}} = 100mV_{rms}$	0.65	0.9	1.2	V
RSSI minimum output voltage	$V_{RMIN}$	$R_{rs} = 18k\Omega$ , NO signal			0.5	V
Squelch Hysteresis	Hys	$R_{hys} = 4.7k\Omega$	30	80	105	mV
Squelch output voltage High level	SPHI		1.0	1.4	1.8	V
Low level	SPLO				0.2	V
Squelch inverted output voltage High level	SNHI	30k $\Omega$ pull up	2.2			V
Low level	SNLO	30k $\Omega$ pull up			0.2	V

## TEST CIRCUIT



■ TERMINAL FUNCTION (V<sup>+</sup>=2.4V)

PIN NO.	SYMBOL	PIN VOLTAGE (typ.)	FUNCTION	EQUIVALENT CIRCUIT
1	OSC IN	2.4V	These terminals are connected with a crystal resonator to construct a colpitts circuit.	
2	OSC OUT	1.7V		
3	NC		No connection.	
4	MIX OUT	1.47V	Amixer output.	
5	V <sup>+</sup>	2.4V	Supply voltage.	
6	LIM IN	1.59V	A limiter input and decoupling terminals. The 7 and 8 pins are connected with about 100μF capacitors. (ESD protection diodes are connected internally with each terminal.)	
7	DEC1	1.59V		
8	DEC2	1.59V		
9	LIM OUT	—	A limiter output	

## ■ TERMINAL FUNCTION (V\*=2.4V)

PIN NO.	SYMBOL	PIN VOLTAGE (typ.)	FUNCTION	EQUIVALENT CIRCUIT
10	QUAD COIL	—	A quadrature detector input.	
11	AF OUT	1.18V	The output of the FM demodulated signal.	
12	RSSI	—	An RSSI output. The output current signal is in logarithmic proportion to the input signal.	
13	AMP IN	—	An operational amplifier inverted input.	

## ■ TERMINAL FUNCTION (V<sup>+</sup>=2.4V)

PIN NO.	SYMBOL	PIN VOLTAGE (typ.)	FUNCTION	EQUIVALENT CIRCUIT
14	AMP OUT	—	An operational amplifier output.	
15	SQ IN	—	A squelch amplifier input. (ESD protection diodes are connected internally with this terminal.)	
16	SQ OUT	—	A squelch amplifier input. (ESD protection diodes are connected internally with this terminal.)	
17	$\overline{\text{SQ OUT}}$	—	A squelch amplifier inverted output. (ESD protection diodes are connected internally with this terminal.)	

## ■ TERMINAL FUNCTION (V<sup>+</sup>=2.4V)

PIN NO.	SYMBOL	PIN VOLTAGE (typ.)	FUNCTION	EQUIVALENT CIRCUIT
18	HYSTERESIS CONTROL	—	A hysteresis control terminal. (ESD protection diodes are connected internally with this terminal.)	
19	GND	0V	Ground.	
20	MIX IN	2.4V	A mixer input.	

## FM IF IC FOR PAGER

## ■ GENERAL DESCRIPTION

NJM2294 is a super low current FM IF IC for pagers. It includes almost all functions of the paging IF system. In those functions, the RSSI function can be used for automatic gain control. When the electric field strength is high, the RSSI output signal can control the attenuation of an RF amplifier to improve the received condition.

## ■ PACKAGE OUTLINE



NJM2294V


## ■ FEATURES

- Super low Operating Current (600  $\mu$ A)
- Low Operating Voltage (1.1 ~ 4.0V)
- RSSI (Received Signal Strength Indicator)
- FSK wave shaper
- Battery check alarm function (Alarm Voltage=1.1V typ.)
- Battery saving function
- A high output current voltage regulator with an external transistor (1.1V typ.)
- A ceramic discriminator is available.
- Package Outline SSOP16
- Bipolar Technology

## ■ RECOMMENDED OPERATIONAL CONDITION

- Operating Voltage  $V^+$  1.1 ~ 4.0V

## ■ PIN CONFIGURATION



NJM2294V



## ■ MAXIMUM ABSOLUTE RATINGS

(Ta=25°C)


PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V <sup>+</sup>	5	V
Power Dissipation	P <sub>d</sub>	300	mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C

## ■ ELECTRICAL CHARACTERISTICS

(V<sup>+</sup>=14V, f<sub>i</sub>=455kHz, f<sub>mod</sub>=600Hz, f<sub>dev</sub>=±4kHz, Ta=25°C)

PARAMETER	SYMBOL	TEST CIRCUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
No signal Operating Current	I <sub>CCQ</sub>	11	V <sub>i</sub> = 0, 10pin = V <sup>+</sup>	—	600	900	μA
Battery saving Operating Current	I <sub>CCS</sub>	12	V <sub>i</sub> = 0, 10pin = GND	—	0	5	μA
IF amplifier input resistance	R <sub>in</sub>	—		—	2	—	kΩ
S/N 1	S/N1	1	V <sub>i</sub> = 60dBμEMF	—	62	—	dB
S/N 2	S/N2	1	V <sub>i</sub> = 25dBμEMF	—	35	—	dB
-3dB limiting sensitivity	V <sub>in(lim)</sub>	1		—	22	27	dBμEMF
Demodulated output level	V <sub>od</sub>	1	V <sub>i</sub> = 60dBμEMF	30	46	65	mVrms
AM rejection ratio	AMR	1	V <sub>i</sub> = 60dBμEMF, AM = 30%	—	50	—	dB
Duty ratio of wave shaped output	DR	2	V <sub>i</sub> = 60dBμEMF	40	50	60	%
RSSI output voltage	V <sub>rssi</sub>	10	V <sub>i</sub> = 80dBμEMF	0.48	0.62	0.76	V
RSSI output resistance	R <sub>rssi</sub>	—		—	62	—	kΩ
Quick charge/discharge current	I <sub>ch</sub>	13	4pin = GND, 8pin = 0.18V	35	65	110	μA
Alarm voltage	V <sub>alm</sub>	3		1.05	1.10	1.15	V
Regulator output voltage	V <sub>reg</sub>	8	R <sub>L</sub> = 430Ω	0.95	1.00	1.05	V
Low level output voltage of VALM terminal	V <sub>almL</sub>	4	I <sub>L</sub> = 100μA	—	0.1	0.4	V
High level leak current of VALM terminal	I <sub>almH</sub>	5		—	0	2	μA
Low level output voltage of FSK-OUT terminal	V <sub>fskL</sub>	6	I <sub>L</sub> = 100μA	—	0.1	0.4	V
High level leak current of FSK-OUT terminal	I <sub>fskH</sub>	7		—	0	2	μA
Low level output voltage of REG-CONT terminal	V <sub>regL</sub>	9	I <sub>L</sub> = 100μA	—	—	0.6	V


## ■ TEST CIRCUIT



CD:CDBC455CX (MURATA MFG.)


### Test Circuit 1

SN1, SN2, Vi (LIM), Vod, AMR




### Test Circuit 2

DR




**Test Circuit 3**

Valm




**Test Circuit 4**

ValmL




**Test Circuit 5**

IalmH




**Test Circuit 6**

VfskL




**Test Circuit 7**

IfskH




**Test Circuit 8**

Vreg




Test Circuit 9

V<sub>regL</sub>




Test Circuit 10

V<sub>rssI</sub>




Test Circuit 11

I<sub>ccq</sub>




Test Circuit 12

I<sub>ccs</sub>








Test Circuit 13

I<sub>ch</sub>



## ■ TERMINAL FUNCTION

PIN NO.	SYMBOL	FUNCTION	EQUIVARENT CIRCUIT
1	IF-IN	An IF amplifier input. Typical input impedance is 2k $\Omega$ .	
3	DEC	A Decoupling terminal which is connected with a decoupling capacitor.	
2	GND	Ground	
5	QUAD-IN	An input terminal of a quadrature detection circuit. This terminal will be connect with a ceramic discriminator.	
9	RSSI OUT	An RSSI Output. This voltage level is in logarithmic proportion to the input signal level.	
6	AF-OUT	An FM demodulated signal output.	

## ■ TERMINAL FUNCTION

PIN NO.	SYMBOL	FUNCTION	EQUIVALENT CIRCUIT
7	LPF-IN	An input terminal of a low pass filter. This terminal is biased from the AF-OUT terminal (6pin) through an external RC filter.	
8	LPF-OUT	An output terminal of a low pass filter.	
4	FSK-REF	A Reference input terminal of a wave shaping comparator. This terminal is connected with an external capacitor.	
12	FSK-OUT	An output terminal of a wave shaping circuit. The Wave shaped signal inverted for the LPF output comes out.	
10	BS	A Control terminal of a battery saving circuit. H: This circuit is OFF. L: This circuit is ON.	

## ■ TERMINAL FUNCTION

PIN NO.	SYMBOL	FUNCTION	EQUIVALENT CIRCUIT
11	CHARGE	A Control terminal of a quick charge/discharge circuit. H: This circuit is ON. L: This circuit is OFF.	
13	VALM	An output terminal of the alarm signal. When V+ drops down to 1.1V, this output becomes high.	
14	REG CONT	A Control terminal of an external PNP transistor used for the regulator.	
15	REG-OUT	A Monitoring terminal of the regulator.	
16	V+	Supply voltage.	

1 signal to prevent the read error

nel. When the battery saving state turns




## LOW POWER NARROW BAND FM IF

## ■ GENERAL DESCRIPTION

The NJM3357 includes Oscillator, Mixer, Limiting Amplifier, Quadrature Discriminator, Active Filter, Squelch, Scan Control, and Mute Switch. The NJM3357 is designed for use in FM dual conversion communication equipment.

## ■ PACKAGE OUTLINE




NJM3357D

NJM3357M


## ■ FEATURES

- Low Operating Current (3.0mA typ @  $V^+ = 6V$ )
- Minimum other parts.
- Package Outline DIP16, DMP16
- Bipolar Technology

## ■ PIN CONFIGURATION



## ■ BLOCK DIAGRAM



## ■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)


PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	$V^+$	12	V
Operating Supply Voltage Range	$V^+_{opr}$	4 ~ 8	V
Detector Input Voltage	$V_8$	1.0	$V_{P-P}$
Input Voltage ( $V^+ \geq 6V$ )	$V_{16}$	1.0	$V_{rms}$
Mute Function	$V_{14}$	-0.5 ~ 5.0	$V_{PK}$
Operating Temperature Range	$T_{opr}$	-20 ~ 75	°C
Storage Temperature Range	$T_{stg}$	-40 ~ 125	°C

## ELECTRICAL CHARACTERISTICS






( $V^+=6V$ ,  $f_o=10.7MHz$ ,  $\Delta f=\pm 3.0kHz$ ,  $F_{mod}=1.0kHz$ ,  $T_a=25^\circ C$ )

PARAMETER	PIN	MIN.	TYP.	MAX.	UNIT
Operating Current	4	—	—	—	—
Squelch OFF	—	—	2.0	—	mA
Squelch ON	—	—	3.0	5.0	mA
Input Limiting Voltage (−3dB Limiting)	16	—	5.0	10.0	$\mu V$
Detector Output Voltage	9	—	3.0	—	V
Detector Output Impedance	—	—	400	—	$\Omega$
Recovered Audio Output Voltage ( $V_{in}=10mV_{rms}$ )	9	200	350	—	mVrms
Filter Gain ( $f=10kHz$ , $V_{in}=5mV_{rms}$ )	—	40	46	—	dB
Filter Output Voltage	11	1.8	2.0	2.5	V
Trigger Hysteresis	—	—	100	—	mV
Mute Function Low	14	—	15	50	$\Omega$
Mute Function High	14	1.0	10	—	M $\Omega$
Scan Function Low (Mute OFF $V_{12}=2V$ )	13	—	0	0.5	V
Scan Function High (Mute ON $V_{12}=0V$ )	13	5.0	—	—	V
Mixer Conversion Gain	3	—	20	—	dB
Mixer Input Resistance	16	—	3.3	—	k $\Omega$
Mixer Input Capacitance	16	—	2.2	—	pF

## TEST CIRCUIT



## TYPICAL CHARACTERISTICS




## LOW POWER NARROW BAND FM IF

## ■ GENERAL DESCRIPTION

The NJM3359 is a low power narrow band FM detector integrated circuit for FM dual conversion of communication equipment. The NJM3359 includes oscillator, limiting amplifier, AFC circuit, quadrature detect, operational amplifier, squelch circuit, scan-control and muting switch.

The NJM3359 is a circuit of NJM3357 plus one stage limiting IF amplifier and AFC output terminal.

## ■ PACKAGE OUTLINE



NJM3359D


## ■ FEATURES

- Low Operating Current (3.6mA typ @  $V^+=6V$ )
- Input Limiting Voltage (2.0  $\mu V_{rms}$  typ @ -3dB)
- Minimum other parts.
- Package Outline DIP18
- Bipolar Technology

## ■ RECOMMENDED OPERATIONAL CONDITION

- Operating Voltage 4 ~ 9V

## ■ PIN CONFIGURATION



NJM3359D

## PIN FUNCTION

Pin No.

- |                       |                         |
|-----------------------|-------------------------|
| 1. crystal            | 10. de-modulator output |
| 2. crystal            | 11. AFC                 |
| 3. mixer output       | 12. filter input        |
| 4. $V^+$              | 13. filter output       |
| 5. limiter input      | 14. sketch input        |
| 6. de-coupling        | 15. scan, control       |
| 7. de-coupling        | 16. audio muting        |
| 8. detector input     | 17. GND                 |
| 9. de-modulator input | 18. RF input            |

## ■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)


PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V*	12	V
Input Voltage	V <sub>18</sub>	1.0	V <sub>rms</sub>
Muting Function	V <sub>16</sub>	-0.7~12	V <sub>PK</sub>
Operating Temperature Range	T <sub>opr</sub>	-20~75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~125	°C

## ■ ELECTRICAL CHARACTERISTICS

(V\*=6V, f<sub>o</sub>=10.7MHz, Δf=±3.0kHz, f<sub>mod</sub>=1.0kHz, Ta=25°C)


PARAMETER	PIN	MIN.	TYP.	MAX.	UNIT
Operating Current	P <sub>IN</sub> 4, 8	—	3.6	6.0	mA
Squelch OFF		—	5.4	7.0	mA
Squelch ON		—	8.0	—	μV <sub>rms</sub>
Input Sensitivity (S/N: 20dB)		—	2.0	—	μV <sub>rms</sub>
Input Limiting Voltage (-3dB)		—	33	—	dB
Mixer Voltage Gain	P <sub>IN</sub> 18 - P <sub>IN</sub> 3 Open	—	-1.0	—	dBm
Mixer Intercept Point	50Ω input	—	3.6	—	kΩ
Mixer Input Resistance		—	2.2	—	pF
Mixer Input Capacitance		450	700	—	mV <sub>rms</sub>
Recovered Audio Output Voltage	P <sub>IN</sub> 10, V <sub>IN</sub> =1.0mV <sub>rms</sub>	—	0.3	—	V/kHz
Detector Center Frequency Slope	P <sub>IN</sub> 10	—	12	—	V/kHz
AFC Center Frequency Slope	P <sub>IN</sub> 11, R <sub>L</sub> =∞	40	51	—	dB
Filter Gain	f <sub>in</sub> =10kHz, V <sub>IN</sub> =5mV	—	0.62	—	V <sub>dc</sub>
Squelch Threshold Voltage	P <sub>IN</sub> 14, 10kΩ	—	0.01	1.0	μA
Scan Control Current	P <sub>IN</sub> 15	—	2.4	—	mA
	P <sub>IN</sub> 14 - High	—	5.0	10	Ω
	- Low	2.0	1.5	—	MΩ
Mute Switch Impedance	P <sub>IN</sub> 16 - GND	—	—	—	—
	P <sub>IN</sub> 14 - High	—	—	—	—
	- Low	—	—	—	—

# ■ TEST CIRCUIT









# ■ APPLICATION EXAMPLE

scanner receiver



## ■ TYPICAL CHARACTERISTICS






## FDD READ AMPLIFIER SYSTEM

## ■ GENERAL DESCRIPTION

The NJM3470/3470A are monolithic read amplifier systems for obtaining digital signal from floppy disk storage.

The NJM3470/3470A are designed to get pulse output signal produced by the magnetic head amp of the input signal. They contain amplifiers, peak detector, and pulse shape circuit. They are classified two ranks by peak shift characteristic; NJM3470(5%), NJM3470A(2%)

## ■ PACKAGE OUTLINE



NJM3470D/3470AD

## ■ FEATURES


- Gain Adjustable
- Wide Bandwidth
- Peak Shift
- Package Outline
- Bipolar Technology

(5MHz min. @ -3dB)

(A-rank : 2% max.)


DIP18

## ■ PIN CONFIGURATION



NJM3470D/3470AD

## ■ BLOCK DIAGRAM



NJM3470 BLOCK DIAGRAM  
and  
STANDARD OUTPUT CIRCUIT

## ■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage I (Pin 11)	V <sup>+</sup> 1	7	V
Supply Voltage II (Pin 18)	V <sup>+</sup> 2	16	V
Input Voltage (Pin 1-2)	V <sub>IN</sub>	-0.2 ~ 7.0	V
Output Voltage (Pin 10)	V <sub>O</sub>	-0.2 ~ 7.0	V
Operating Temperature Range	T <sub>opr</sub>	-20 ~ 75	°C
Storage Temperature Range	T <sub>stg</sub>	-40 ~ 125	°C



## ■ ELECTRICAL CHARACTERISTICS

(Ta=25°C, V<sup>+</sup>=5V, V<sup>+</sup><sub>2</sub>=12V) note: ( ) apply to A-rank.

### Amplifier Block

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Differential Voltage Gain	A <sub>VD</sub>	f=200kHz, V <sub>ID</sub> =5.0mVrms	80 (100)	100 (110)	120 (120)	V/V
Input Bias Current	I <sub>B</sub>		—	—10	—25	μA
Input Common Mode Range	V <sub>ICM</sub>	THD=5%	—0.1	—	1.0	V
Differential Input Voltage Range	V <sub>ID</sub>	THD=5%	—	—	25	mV <sub>P-P</sub>
Output Voltage Swing Differential	V <sub>OD</sub>		3.0	4.0	—	V <sub>P-P</sub>
Output Source Current	I <sub>SOURCE</sub>		—	8.0	—	mA
Output Sink Current	I <sub>SINK</sub>		2.8	4.0	—	mA
Small Signal Input Resistance	r <sub>i</sub>		100	250	—	kΩ
Small Signal Output Resistance	r <sub>o</sub>		—	15	—	Ω
Bandwidth, —3.0dB	BW	V <sub>ID</sub> =2.0mVrms	5.0	—	—	MHz
Common Mode Rejection Ratio	CMR	f=100kHz, A <sub>VD</sub> =40dB, V <sub>in</sub> =200mV <sub>P-P</sub>	50	—	—	dB
Supply Voltage Rejection Ratio (V <sub>1</sub> <sup>+</sup> )	SVR <sub>1</sub>	A <sub>VD</sub> =40dB, 4.75≤V <sub>1</sub> <sup>+</sup> ≤5.25V	50	—	—	dB
Supply Voltage Rejection Ratio (V <sub>2</sub> <sup>+</sup> )	SVR <sub>2</sub>	A <sub>VD</sub> =40dB, 10≤V <sub>2</sub> <sup>+</sup> ≤14V	60	—	—	dB
Differential Output Offset	V <sub>DO</sub>	V <sub>ID</sub> =V <sub>IN</sub> =0V	—	—	0.4	V
Common Mode Output Offset	V <sub>CO</sub>	V <sub>ID</sub> =V <sub>IN</sub> =0V	—	3.0	—	V
Equivalent Input Noise Voltage	e <sub>n</sub>	BW=10Hz~1.0MHz	—	15	—	μVrms

### Peak Detector Block

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Differentiator Output Sink Current	I <sub>OD</sub>	V <sub>OD</sub> =5V	1.0	1.4	—	mA
Peak Shift	PS	f=250kHz, V <sub>ID</sub> =1.0V <sub>P-P</sub> , i <sub>cap</sub> =500μA PS=(t <sub>PS1</sub> —t <sub>PS2</sub> )/(t <sub>PS1</sub> +t <sub>PS2</sub> )×100	—	—	5.0 (2.0)	%
Differentiator Input Resistance, Differential	r <sub>ID</sub>		—	30	—	kΩ
Differentiator Output Resistance, Differential	r <sub>OD</sub>		—	40	—	Ω

### Logic Block

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Timing Accuracy (mono #1)	E <sub>t1</sub>	t <sub>1</sub> =1.0μS=0.625R <sub>1</sub> C <sub>1</sub> +200nS R <sub>1</sub> =6.4kΩ C <sub>1</sub> =200pF (accuracy: R <sub>1</sub> , C <sub>1</sub> ) 1.5kΩ≤R <sub>1</sub> ≤10kΩ 150pF≤C <sub>1</sub> ≤680pF	85	—	115	%
Timing Accuracy (mono #2)	t <sub>2</sub>		150	—	1000	nS
Timing Accuracy (mono #2)	E <sub>t2</sub>	t <sub>2</sub> =200nS=0.625R <sub>2</sub> C <sub>2</sub> R <sub>2</sub> =1.6kΩ C <sub>2</sub> =200pF (accuracy: R <sub>2</sub> , C <sub>2</sub> ) 1.5kΩ≤R <sub>2</sub> ≤10kΩ 100pF≤C <sub>2</sub> 800pF	85	—	115	%

---

OTHERS

---

7




## 8-BIT HIGH SPEED MULTIPLYING D/A CONVERTER

## ■ GENERAL DESCRIPTION


NJMDAC-08C series are 8-bit monolithic multiplying digital to analog converters with very highspeed performance. Open collector output provides dual complementary current outputs increasing versatility in application.

Adjustable threshold logic input voltage through  $V_{LC}$  pin, can be connected to various type of digital IC products.

## ■ PACKAGE OUTLINE



NJMDAC-08DC




NJMDAC-08MC


## ■ FEATURES

- Resolution (8bit)
- Settling Time (85ns)
- Linearity Error ( $\pm 0.1\%FS$  MAX (NJM DAC-08H))
- Full Scale Current Temperature Drift (50ppm/ $^{\circ}C$  MAX (NJM DAC-08H/E))
- Wide Operating Voltage ( $\pm 5V \sim \pm 18V$ )
- Wide Output Voltage Range ( $-10V \sim +18V$ )
- Wide Range Adjustable Threshold Logic Input ( $-10V \sim +13.5V (V'/V = \pm 15V)$ )
- Multiplying operations can be performed
- Package Outline DIP16, DMP16
- Bipolar Technology

## ■ PIN CONFIGURATION





## ■ BLOCK DIAGRAM



## ■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply voltage	$V^+ - V^-$	36	V
Logic Input Voltage Range	$V_I$	$V^- \sim V^- + 36$	V
Threshold Control Input Voltage	$V_{LC}$	$V^- \sim V^+$	V
Analog Current Outputs	$I_O$	4.2	mA
Reference Input Voltage Range	$V_{REF}$	$V^- \sim V^+$	V
Reference Input Differential Voltage	$V_{REF(+)} - V_{REF(-)}$	$\pm 18$	V
Reference Input Current	$I_{REF}$	5.0	mA
Power Dissipation	$P_D$	(DIP16) 500 (DMP16) 300	mW mW
Operating Temperature Range	$T_{opr}$	$-20 \sim +75$	°C
Storage Temperature Range	$T_{stg}$	$-40 \sim +125$	°C



## ■ ELECTRICAL CHARACTERISTICS (V<sup>+</sup>=±15V, I<sub>REF</sub>=2.0mA, T<sub>a</sub>=25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Resolution			8	8	8	Bit
Monotonicity			8	8	8	Bit
Nonlinearity	NL				±0.39	%FS
*1 Settling Time	t <sub>S</sub>	To ±1/2LSB, all bits switched ON or OFF		85	150	ns
*1 Propagation Delay	t <sub>PLH</sub> t <sub>PHL</sub>	All bits switched		35	60	ns
*1 Full Scale Temperature Coefficient	TCI <sub>FS</sub>			±10	±80	ppm/°C
Output Voltage Compliance	V <sub>OC</sub>	ΔI <sub>FS</sub> <1/2LSB R <sub>OUT</sub> >20MΩ typ.	-10		+18	V
Full Scale Current	I <sub>FS4</sub>	V <sub>REF</sub> =10.000V R <sub>I4</sub> , R <sub>I5</sub> =5,000kΩ	1.94	1.99	2.04	mA
Full Scale Symmetry	I <sub>FS5</sub>	I <sub>FS4</sub> -I <sub>FS2</sub>		±2.0	±16.0	μA
Zero Scale Current	I <sub>ZS</sub>			0.2	4.0	μA
Output Current Range	I <sub>OR1</sub>	V <sub>REF</sub> =15V, V <sup>-</sup> =10V <sup>R<sub>I4, I5</sub></sup> <sub>I</sub>	2.1			mA
	I <sub>OR2</sub>	V <sub>REF</sub> =25V, V <sup>-</sup> =12V <sup>15,000</sup> <sub>kΩ</sub>	4.2			mA
Logic Input Level "0"	V <sub>IL</sub>	V <sub>LC</sub> =0V			0.8	V
"1"	V <sub>IH</sub>	V <sub>LC</sub> =0V	2.0			V
Logic Input Current "0"	I <sub>IL</sub>	V <sub>LC</sub> =0V, V <sub>IN</sub> =-10V~+0.8V		-2.0	-10	μA
"1"	I <sub>IH</sub>	V <sub>LC</sub> =0V, V <sub>IN</sub> =2V~18V		0.002	10	μA
Logic Input Swing	V <sub>IS</sub>		-10		+18	V
Logic Threshold Range	V <sub>TH2</sub>		-10		+13.5	V
Reference Bias Current	I <sub>IS</sub>			-1.0	-3.0	μA
*1 Reference Input Slew Rate	dI/dt		4.0	8.0		mA/μs
*2 Power Supply Sensitivity	PSSI <sub>FS</sub>	V <sup>-</sup> =4.5V~18V, I <sub>REF</sub> =1.0mA		±0.0003	±0.01	%/%
	PSSI <sub>FS</sub>	V <sup>-</sup> =-4.5V~18V, I <sub>REF</sub> =1.0mA		±0.002	±0.01	
	I <sup>+</sup>	V <sup>±</sup> =±5V, I <sub>REF</sub> =1.0mA		2.3	3.8	
	I <sup>-</sup>	"		-4.3	-5.8	
*3 Operating Current	I <sup>+</sup>	V <sup>+</sup> =5V, V <sup>-</sup> =-15V		2.4	3.8	mA
	I <sup>-</sup>	"		-6.4	-7.8	
	I <sup>+</sup>			2.5	3.8	
	I <sup>-</sup>			-6.5	-7.8	


\*1 Guaranteed by design

\*2 Calculation formula  $PSSI_{FS} = \left( \frac{|\Delta I_{FS}|}{I_{FS}} \times 100 \right) \div \left( \frac{18-4.5}{15} \right) \times 100$

\*3 Calculation formula  $P_D = I^+ \times (V^+ - V^-) + 2I_{REF} \times |V^-|$


## TYPICAL CHARACTERISTICS

**Full Scale Current vs. Reference Input Current**  
(All bits on,  $V^- = -15V$ )




**Reference Input Frequency Respons**


( $R_{14} = R_{15} = 1k\Omega$ ,  $R_L = 100\Omega$ , ALL BITS "ON")




**Output Current vs. Output Voltage**




**Propagation Delay Time vs. Full Scale Current**





**Operating Current vs. Operating Voltage**  
(ALL BITS "HIGH", OR "LOW")



**Operating Current vs. Operating Voltage**  
(BITS MAY BE "HIGH" OR "LOW")




## TYPICAL CHARACTERISTICS




## TYPICAL APPLICATION

### ① Connecting Reference Voltage





- ① Positive Reference Voltage  
Minimum Compensation Capacitance  
 $C_c = R_{REF}(\text{k}\Omega) \times 15(\text{pF})$



- ② Negative Reference Voltage  
Recommended  $C_c$  Value  
(When  $V_{REF}$  is DC)

### ② Connecting Output Circuit



	B1	B2	B3	B4	B5	B6	B7	B8	$E_o$	$\bar{E}_o$
POS FULL RANGE	1	1	1	1	1	1	1	1	-9.920	÷10.000
POS FULL RANGE-LSB	1	1	1	1	1	1	1	0	-9.840	÷9.920
ZERO SCALE÷LSB	1	0	0	0	0	0	0	1	-0.050	÷0.160
ZERO SCALE	1	0	0	0	0	0	0	0	0.000	÷0.050
ZERO SCALE-LSB	0	1	1	1	1	1	1	1	÷0.080	0.000
NEG FULL SCALE÷LSB	0	0	0	0	0	0	0	1	÷9.920	-9.840
NEG FULL SCALE	0	0	0	0	0	0	0	0	÷10.000	-9.920


(1) Basic Bipolar Output Operation

	B1	B2	B3	B4	B5	B6	B7	B8	$I_{0\text{mA}}$	$I_{0\text{mA}}$	$E_o$	$\bar{E}_o$
FULL RANGE	1	1	1	1	1	1	1	1	1.992	0.000	-9.960	-0.000
HALF SCALE÷LSB	1	0	0	0	0	0	0	1	1.008	0.984	-5.040	-4.920
HALF SCALE	1	0	0	0	0	0	0	0	1.000	0.992	-5.000	-4.960
HALF SCALE-LSB	0	1	1	1	1	1	1	1	0.992	1.000	-4.960	-5.000
ZERO SCALE÷LSB	0	0	0	0	0	0	0	1	0.008	1.984	-0.040	-9.920
ZERO SCALE	0	0	0	0	0	0	0	0	0.000	1.992	-0.000	-9.950


(2) Basic Unipolar Negative Operation



## ③ Connecting Output Buffer Amp.




(1) Positive Low Impedance Output Operation



(2) Negative Low Impedance Output Operation

## ④ Connecting to various type logic IC products



$V_{TH}$  temperature compensation is considered in the above circuit

## TIMER

## ■ GENERAL DESCRIPTION


The NJM555 monolithic timing circuit is a highly stable controller capable of producing accurate time delays or oscillation. In the time delay mode, delay time is precisely controlled by only two external parts: a resistor and a capacitor. For operation as an oscillator, both the free running frequency and the duty cycle are accurately controlled by two external resistors and a capacitor.

Terminals are provided for triggering and resetting. The circuit will trigger and reset on falling waveforms. The output can source or sink up to 200mA or drive TTL circuits.

## ■ FEATURES

- Operating Voltage (4.5V ~ 16V)
- Less Number of External Components
- Package Outline DIP8, DMP8, SSOP8, SIP8
- Bipolar Technology


## ■ PACKAGE OUTLINE



NJM555D



NJM555M





NJM555L



NJM555V

## ■ PIN CONFIGURATION


NJM555D  
NJM555M  
NJM555V

NJM555L

## PIN FUNCTION

1. GND
2. Trigger
3. Output
4. Reset
5. Control Voltage
6. Threshold
7. Discharge
8.  $V^+$

## ■ EQUIVALENT CIRCUIT



## ■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V <sup>+</sup>	18	V
Power Dissipation	P <sub>D</sub>	(DIP8) 500	mW
		(DMP8) 300	mW
		(SSOP8) 250	mW
		(SIP8) 800	mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C

## ■ ELECTRICAL CHARACTERISTICS

(V<sup>+</sup>=5~15V, Ta=25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Voltage	V <sup>+</sup>		4.5	—	16	V
Operating Current (Note 1)	I <sub>CC</sub>	V <sup>+</sup> =5V, R <sub>L</sub> =∞	—	3.0	6.0	mA
Operating Current (Note 1)	I <sub>CC</sub>	V <sup>+</sup> =15V, R <sub>L</sub> =∞	—	10	15	mA
Timing Error (Note 2)						
Initial Accuracy	E <sub>i</sub>	Ta=-20~75°C, V <sup>+</sup> =5~15V	—	1.0	—	%
Drift with Temperature	E <sub>t</sub>	Ta=-20~75°C, V <sup>+</sup> =5~15V	—	50	—	ppm/°C
Drift with Supply Voltage	E <sub>v</sub>	Ta=-20~75°C, V <sup>+</sup> =5~15V	—	0.1	—	%/V
Threshold Voltage	V <sub>th</sub>		—	2/3	—	×V <sup>+</sup>
Trigger Voltage	V <sub>T</sub>	V <sup>+</sup> =15V	—	5.0	—	V
Trigger Voltage	V <sub>T</sub>	V <sup>+</sup> =5V	—	1.67	—	V
Trigger Current	I <sub>T</sub>		—	0.5	—	μA
Reset Voltage	V <sub>R</sub>		0.4	0.5	1.0	V
Reset Current	I <sub>R</sub>		—	0.1	—	mA
Threshold Current	I <sub>th</sub>		—	0.1	0.25	μA
Control Voltage Level	V <sub>CL</sub>	V <sup>+</sup> =15V	9	10	11	V
Control Voltage Level	V <sub>CL</sub>	V <sup>+</sup> =5V	2.6	3.33	4.0	V
Output Voltage (Low)	V <sub>OL</sub>	V <sup>+</sup> =15V I <sub>sink</sub> =10mA	—	0.1	0.25	V
Output Voltage (Low)	V <sub>OL</sub>	V <sup>+</sup> =15V I <sub>sink</sub> =50mA	—	0.4	0.75	V
Output Voltage (Low)	V <sub>OL</sub>	V <sup>+</sup> =15V I <sub>sink</sub> =100mA (Note 3)	—	2.0	2.5	V
Output Voltage (Low)	V <sub>OL</sub>	V <sup>+</sup> =15V I <sub>sink</sub> =200mA (Note 3)	—	2.5	—	V
Output Voltage (Low)	V <sub>OL</sub>	V <sup>+</sup> =5V I <sub>sink</sub> =5mA	—	0.25	0.35	V
Output Voltage (High)	V <sub>OH</sub>	V <sup>+</sup> =15V I <sub>source</sub> =200mA (Note 3)	—	12.5	—	V
Output Voltage (High)	V <sub>OH</sub>	V <sup>+</sup> =15V I <sub>source</sub> =100mA (Note 3)	12.75	13.3	—	V
Output Voltage (High)	V <sub>OH</sub>	V <sup>+</sup> =15V I <sub>source</sub> =40mA	—	5	—	V
Output Voltage (High)	V <sub>OH</sub>	V <sup>+</sup> =5V I <sub>source</sub> =100mA	2.75	3.3	—	V
Rise Time of Output	t <sub>r</sub>	No Loading	—	100	—	ns
Fall Time of Output	t <sub>f</sub>	No Loading	—	100	—	ns


Note 1: Low output condition (When the output is high, it is lower than the low output condition by 1mA in the standard specification.)

Note 2: R<sub>A</sub>, R<sub>B</sub>=1k~100kΩ, C=0.1μF, V<sup>+</sup>=15V from 5V

Note 3: Not specified for NJM555M/NJM555E


## ■ TYPICAL APPLICATION

### (1) 50% Duty Cycle Oscillator



Duty cycle 50% at  $R_A = R_B$   
Due to  $R_A, R_B$  value  
the duty ratio becomes  
lower than 50%.


### (2) Oscillation frequency can be changed by changing the control voltage.



In case of 5pin open


$$F = \frac{1.44}{(R_A + 2R_B) \cdot C}$$

### (3) Pulse Width Modulation




## TYPICAL CHARACTERISTICS


**Operating Current vs. Operating Voltage**  
( $V_{OUT} = \text{LOW STATE}$ )




**Delay Time vs. Operating Voltage**  
( $T_a = 25^\circ\text{C}$ )




**Low Output Voltage vs. Output Sink Current**  
( $V^+ = 5\text{V}$ )




**Delay Time vs. Temperature**  
( $V^+ = 10\text{V}$ )



**High Output Voltage Drop vs. Output Source Current**  
( $5\text{V} \leq V^+ \leq 15\text{V}$ )



**Low Output Voltage vs. Output Sink Current**  
( $V^+ = 15\text{V}$ )



## ■ TYPICAL CHARACTERISTICS

### 1. Monostable Operation




Fig. 1





Fig.2 Wave Form



Time Delay vs.  $R_A$ ,  $R_B$  and  $C$

Fig. 2 shows a typical example of the monostable operation.  $T_H = 1.1R_A \cdot C$  assuming that  $T_H$  be the time at the high output level in this figure.

### 2. Free Running Operation




Fig. 3





Fig.4 Wave Form



Free Running Frequency vs.  $R_A$ ,  $R_B$  and  $C$

Fig. 4 shows a typical example of the free running operation.

The charge time (output High) is given by:

$$T_H = 0.693 (R_A + R_B) \cdot C$$

And the discharge time (output Low) by:

$$T_L = 0.693 R_B \cdot C$$

The frequency of oscillation is:

$$F = \frac{1.44}{(R_A + 2R_B) \cdot C}$$

The duty cycle is:

$$D = \frac{T_H}{T_H + T_L} = \frac{R_A + R_B}{R_A + 2R_B}$$

## DUAL TIMER

## ■ GENERAL DESCRIPTION


The NJM556 dual monolithic timing circuit is a highly stable controller capable of producing accurate time delays or oscillation. In the time delay mode, delay time is precisely controlled by only two external parts: a resistor and a capacitor. For operation as an oscillator, both the free running frequency and the duty cycle are accurately controlled by two external resistors and a capacitor.

Terminals are provided for triggering and resetting. The circuit will trigger and reset on falling waveforms. The output can source or sink up to 200mA or drive TTL circuits.


## ■ FEATURES

- Dual Timer Circuits
- Less number of External Components
- Package Outline DIP14, DMP14
- Bipolar Technology

## ■ PACKAGE OUTLINE




## ■ PIN CONFIGURATION



## PIN FUNCTION

- |                |                 |
|----------------|-----------------|
| 1. Discharge A | 8. Trigger B    |
| 2. Threshold A | 9. Output B     |
| 3. Control A   | 10. Reset B     |
| 4. Reset A     | 11. Control B   |
| 5. Output A    | 12. Threshold B |
| 6. Trigger A   | 13. Discharge B |
| 7. Ground      | 14. V+          |

## ■ EQUIVALENT CIRCUIT (1/2 Shown)





■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V <sup>+</sup>	18	V
Power Dissipation	P <sub>D</sub>	(DIP14) 570 (DMP14) 700(note)	mW mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C

(note) At on PC board

■ ELECTRICAL CHARACTERISTICS

(V<sup>+</sup>=+5~+15V, Ta=25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Voltage	V <sup>+</sup>		4.5	—	16	V
Operating Current (Note 2)	I <sub>CC</sub>	V <sup>+</sup> =5V, R <sub>L</sub> =∞ (Each Section)	—	3	6	mA
Operating Current (Note 2)	I <sub>CC</sub>	V <sup>+</sup> =15V, R <sub>L</sub> =∞ (Each Section)	—	10	14	mA
Threshold Voltage	V <sub>TH</sub>		—	2/3	—	×V <sup>+</sup>
Trigger Voltage	V <sub>T</sub>	V <sup>+</sup> =15V	—	5	—	V
Trigger Voltage	V <sub>T</sub>	V <sup>+</sup> =5V	—	1.67	—	V
Trigger Current	I <sub>T</sub>		—	0.5	—	μA
Reset Voltage	V <sub>R</sub>		0.4	0.7	1.0	V
Reset Current	I <sub>R</sub>		—	0.1	—	mA
Threshold Current	I <sub>T</sub>		—	0.03	0.1	μA
Control Voltage Level	V <sub>CL</sub>	V <sup>+</sup> =15V	9	10	11	V
Control Voltage Level	V <sub>CL</sub>	V <sup>+</sup> =5V	2.6	3.33	4	V
Output Voltage Drop (Low)	V <sub>OL</sub>	V <sup>+</sup> =15V I <sub>SINK</sub> =10mA	—	0.1	0.25	V
Output Voltage Drop (Low)	V <sub>OL</sub>	V <sup>+</sup> =15V I <sub>SINK</sub> =50mA	—	0.4	0.75	V
Output Voltage Drop (Low)	V <sub>OL</sub>	V <sup>+</sup> =15V I <sub>SINK</sub> =100mA	—	2	2.75	V
Output Voltage Drop (Low)	V <sub>OL</sub>	V <sup>+</sup> =15V I <sub>SINK</sub> =200mA	—	2.5	—	V
Output Voltage Drop (Low)	V <sub>OL</sub>	V <sup>+</sup> =5V I <sub>SINK</sub> =5mA	—	0.25	0.35	V
Output Voltage Drop (High)	V <sub>OH</sub>	V <sup>+</sup> =15V I <sub>SOURCE</sub> =200mA	—	12.5	—	V
Output Voltage Drop (High)	V <sub>OH</sub>	V <sup>+</sup> =15V I <sub>SOURCE</sub> =100mA	12.75	13.3	—	V
Output Voltage Drop (High)	V <sub>OH</sub>	V <sup>+</sup> =15V I <sub>SOURCE</sub> =40mA	—	13.5	—	V
Output Voltage Drop (High)	V <sub>OH</sub>	V <sup>+</sup> =5V I <sub>SOURCE</sub> =100mA	2.75	3.3	—	V


(Note 2) Operating Current when output high typically 2mA less.

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Timing Error (Free Running)	E <sub>ta</sub>	R <sub>A</sub> , R <sub>B</sub> =2k~100kΩ, C=0.1μF	—	2.25	—	%
Timing Error (Note 3)	E <sub>ta</sub>	R <sub>A</sub> , R <sub>B</sub> =2k~100kΩ, C=0.1μF	—	150	—	ppm/°C
Timing Error (Monostable)	E <sub>tm</sub>	R <sub>A</sub> , R <sub>B</sub> =2k~100kΩ, C=0.1μF	—	0.3	—	%/Volt
Timing Error (Note 3)	E <sub>tm</sub>	R <sub>A</sub> , R <sub>B</sub> =2k~100kΩ, C=0.1μF	—	0.75	—	%
Matching Characteristics Between Each Section	E <sub>tm</sub>	R <sub>A</sub> , R <sub>B</sub> =2k~100kΩ, C=0.1μF	—	50	—	ppm/°C
			—	0.1	—	%/Volt
			—	0.5	1	%
			—	±10	—	ppm/°C
			—	0.2	0.5	%/Volt


(Note 3): Tested at V<sup>+</sup>=+5V~+15V



## TYPICAL APPLICATION



Missing pulse Detection Circuit




Pulse Width Modulation Circuit

## TYPICAL CHARACTERISTICS


### Delay Time vs. Operating Voltage

( $T_a = 25^\circ\text{C}$ )




### High Output Voltage Drop vs. Output Source Current

( $5V \leq V^+ \leq 15V$ )




### Low Output Voltage vs. Output Sink Current

( $V^+ = 5V$ )






### Low Output Voltage vs. Output Sink Current

( $V^+ = 15V$ )



■ TYPICAL CHARACTERISTICS




## VOLTAGE DETECTOR

## ■ GENERAL DESCRIPTION

The NJM2078 is a dual comparator including precise reference circuit. Output stages are open collector and can be used on wired OR. The NJM 2078 has hysteresis terminals.

As it is less operating current, the NJM2078 is suitable for voltage detection of decreased power supply in memory stack and abnormal voltage.

## ■ PACKAGE OUTLINE



NJM2078D




NJM2078M


## ■ FEATURES

- Low Operating Current (250  $\mu$ A typ.)
- Stable Internal Reference Voltage (1.20V typ.)
- Hysteresis Function with Resistors
- Package Outline DIP8, DMP8
- Bipolar Technology

## ■ PIN CONFIGURATION



## ■ EQUIVALENT CIRCUIT



■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)




PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V <sup>+</sup>	21	V
Output Voltage	V <sub>O</sub>	21	V
Output Current	I <sub>O</sub>	50	mA
Input Voltage	V <sub>IN</sub>	-0.3~+6.5	Vdc
Power Dissipation	P <sub>D</sub>	(DIP8) 500	mW
		(DMP8) 300	mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C

## ■ ELECTRICAL CHARACTERISTICS

(V<sup>+</sup>=5V, Ta=25°C)

PARAMETER	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Current	I <sub>CCL</sub>	V <sup>+</sup> =20V, V <sub>IL</sub> =1.0V	—	250	400	μA
	I <sub>CCH</sub>	V <sup>+</sup> =20V, V <sub>IH</sub> =1.5V	—	400	600	μA
Threshold Voltage	V <sub>TH</sub>	I <sub>O</sub> =2mA, V <sub>O</sub> =1V	1.15	1.20	1.25	V
Threshold Voltage Deviation vs. Operating Voltage	ΔV <sub>TH1</sub>	2.5V ≤ V <sup>+</sup> ≤ 5.5V	—	3	12	mV
	ΔV <sub>TH2</sub>	4.5V ≤ V <sup>+</sup> ≤ 20V	—	10	40	mV
Offset Voltage Between Normal Output and Hysteresis Output		I <sub>O</sub> (A)=4.5mA, V <sub>O</sub> (A)=2V, I <sub>H</sub> (A)=20μA, V <sub>H</sub> (A)=3V	—	2.0	—	mV
		I <sub>O</sub> (B)=3mA, V <sub>O</sub> (B)=2V, I <sub>H</sub> (B)=3mA, V <sub>H</sub> (B)=2V	—	2.0	—	mV
Threshold Voltage Temperature Coefficient		−20°C ≤ Ta ≤ 70°C	—	±0.05	—	mV/°C
Threshold Voltage Difference Between Channels			−10	—	10	mV
Input Current	I <sub>IL</sub>	I <sub>IL</sub> =1.0V	—	5	—	nA
	I <sub>IH</sub>	I <sub>IH</sub> =1.5V	—	100	500	nA
Output Leak Current	I <sub>OH</sub>	V <sub>O</sub> =20V, V <sub>IL</sub> =1.0V	—	—	1	μA
Hysteresis Output Leak Current	I <sub>HL</sub> (A)	V <sup>+</sup> =20V, V <sub>H</sub> (A)=0V, V <sub>IL</sub> =1.0V	—	—	0.1	μA
	I <sub>HH</sub> (B)	V <sub>H</sub> (B)=20V, V <sub>IH</sub> =1.5V	—	—	1	μA
Output Sink Current	I <sub>OL</sub> (A)	V <sub>O</sub> =1.0V, V <sub>IH</sub> =1.5V	6	12	—	mA
	I <sub>OL</sub> (B)	V <sub>O</sub> =1.0V, V <sub>IH</sub> =1.5V	4	10	—	mA
Hysteresis Current	I <sub>HH</sub> (A)	V <sub>H</sub> =0V, V <sub>IH</sub> =1.5V	40	80	—	μA
	I <sub>HL</sub> (B)	V <sub>H</sub> =1.0V, V <sub>IL</sub> =1.0V	4	10	—	mA
Output Saturation Voltage	V <sub>OL</sub> (A)	I <sub>O</sub> =4.5mA, V <sub>IH</sub> =1.5V	—	120	400	mV
	V <sub>OL</sub> (B)	I <sub>O</sub> =3.0mA, V <sub>IH</sub> =1.5V	—	120	400	mV
Hysteresis Output Saturation Voltage	V <sub>HH</sub> (A)	I <sub>H</sub> =20μA, V <sub>IH</sub> =1.5V	—	50	200	mV
	V <sub>HL</sub> (B)	I <sub>H</sub> =3.0mA, V <sub>IL</sub> =1.0V	—	120	400	mV
Delay Time	t <sub>PHL</sub>	R <sub>L</sub> =5kΩ	—	2	—	μs
	t <sub>PLH</sub>	R <sub>L</sub> =5kΩ	—	3	—	μs

■ OPERATION PRINCIPLE



Equation

$$V_{IH(A)} = \left(1 + \frac{R_1}{R_2}\right) V_R$$

$$V_{IL(A)} = \left(1 + \frac{R_1}{R_2 \parallel R_3}\right) V_R - \frac{R_1}{R_3} V^+$$

$$V_{IH(B)} = \left(1 + \frac{R_4}{R_5 \parallel R_6}\right) V_R$$

$$V_{IL(B)} = \left(1 + \frac{R_4}{R_5}\right) V_R$$


(note)  $V_R \approx V_{TH} (\approx 1.20V)$

$$R_2 \parallel R_3 = \frac{R_2 R_3}{R_2 + R_3}$$

$$R_5 \parallel R_6 = \frac{R_5 R_6}{R_5 + R_6}$$


## TYPICAL APPLICATION

### 1. Hysterisis



Each equation is calculated without considering the saturation voltage. It is necessary to compensate by the saturation voltage fit to lead conditions, precisely.

### 2. Detection of Abnormal Supply Voltage





Note:  $V^+ \geq 2.5V$

Hysterisis; Positive feedback from pin 2 or pin 7 (ref. 1).



### 3. Detection of Abnormal Operating Voltage




$$V^+_{H} = \left(1 + \frac{R_3}{R_4}\right) V_R$$

$$V^+_{L} = \left(1 + \frac{R_1}{R_2}\right) V_R$$

Note:  $V^+_{L} \geq 2.5V$

### 4. Programmable Zener




$$V_Z \approx \left(1 + \frac{R_2}{R_3}\right) V_R$$

$$\frac{V_Z}{R_2 + R_3} \leq \frac{V^+ - V_Z}{R_1} \leq 6 \text{ mA}$$

Can use channel B independently.

### 5. Reset Circuit for Decreased Operating Voltage



Compare Voltage and hysteresis width can be adjustable by  $R_1 \sim R_4$ . Roughly.

$$V^+_{(L)} = \frac{R_1 + R_2 + R_3}{R_3} V_{TH}$$

$$V^+_{(H)} = V^+_{(L)} \frac{R_1 (R_2 + R_3)}{R_3 R_4} V_{TH}$$

- Power-on reset time  $t_{RST}$  (roughly)


$$t_{RST} = -C_1 R_4 \ln \left\{ 1 - \frac{V_{TH}}{V^+} \left( 1 + \frac{R_1}{R_2 + R_3} \right) \right\}$$

- Transistor; Recommended  $h_{FE} = 50 \sim 200$
- Rapid Signal Off; Be care to remained charge of  $C_1$ . It affects to  $t_{RST}$ .
- Reverse polarity output  $\overline{OUT}$ : Open collector.




■ TYPICAL CHARACTERISTICS


Operating Current




Hysteresis Current(A)




Output Saturation Voltage (A)




Output Saturation Voltage (B)






Threshold Voltage



Threshold Voltage



■ **TYPICAL CHARACTERISTICS** (Refer to Application 5 of Reset Circuit for Decreased Supply Voltage)



## SYSTEM RESET IC


## ■ GENERAL DESCRIPTION

The NJM2102 Possesses two functions. One is to detect a voltage which decays from the desired voltage and generate a warning signal. And also, the NJM2102 holds the warning signal for a certain term after the specified voltage is obtained or recovered. The other one (Watch Dog Timer) is to identify missing clocks of microprocessors. Therefore, it should be said that the NJM2102 is ideal to protect any microprocessors from the fales operations induced by undesired condition.

## ■ FEATURES

- Internal Watch Dog Timer
- Precise Detection of Supply Voltage Down ( $4.2V \pm 2.5\%$ )
- Package Outline DIP8, DMP8, SIP8
- Bipolar Technology


## ■ PACKAGE OUTLINE



NJM2102D





NJM2102M



NJM2102L

## ■ PIN CONFIGURATION


NJM2102D  
NJM2102M

NJM2102L

## PIN FUNCTION

1. CT
2. RESET
3. CK
4. GND
5.  $V^+$
6.  $V_{REF}$
7.  $V_S$
8. RESET

## ■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)




PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V <sup>+</sup> <sub>I</sub>	13.5	V
Input Voltage	V <sub>S</sub>	V <sup>+</sup> +0.3(<20)	V
Input Voltage	V <sub>CK</sub>	20	V
Power Dissipation	P <sub>D</sub>	(DIP8) 500	mW
		(SIP8) 600	mW
		(DMP8) 300	mW
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C

■ ELECTRICAL CHARACTERISTICS

(V<sup>+</sup>=5V, Ta=25°C)

PARAMETER	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Current	I <sub>cc</sub>	Full Function	—	0.65	1.00	mA
Threshold Voltage 1	V <sub>SL</sub>	Falling Down Input	4.10	4.20	4.30	V
Threshold Voltage 2	V <sub>SH</sub>	Rising Up Input	4.20	4.30	4.40	V
Hysteresis Width	V <sub>HYS</sub>	V <sub>SL</sub> - V <sub>SH</sub>	50	100	150	mV
Reference Voltage	V <sub>RFF</sub>		1.217	1.235	1.253	V
Operating Voltage Regulation	ΔV <sub>REF1</sub>	V <sub>CC</sub> =3.5V~18V	-10	+3	+10	mV
Load Regulation	ΔV <sub>REF2</sub>	I <sub>OUT</sub> =-200μA~+5μA	-5	—	+5	mV
CK Input Threshold Voltage	V <sub>TH</sub>		0.70	1.24	1.90	V
CK Input Current 1	I <sub>IH</sub>	V <sub>CK</sub> =5.0V	—	0	1.0	μA
CK Input Current 2	I <sub>IL</sub>	V <sub>CK</sub> =0.0V	-1.0	-0.1	—	μA
C <sub>T</sub> Charge Current 1	I <sub>CTC1</sub>	(Note 1)	20	50	110	μA
C <sub>T</sub> Charge Current 2	I <sub>CTC2</sub>	V <sub>CK</sub> =0.0V	0.6	1.4	3.0	μA
Capacitor Discharge Current 1	I <sub>CTD1</sub>	(Note 1)	6	9	13	μA
Capacitor Discharge Current 2	I <sub>CTD2</sub>	V <sub>CK</sub> =0.0V	100	600	—	μA
Output Voltage (High) 1	V <sub>OH1</sub>	V <sub>S</sub> =Open, I <sub>RESET</sub> =-5μA	4.5	4.9	—	V
Output Voltage (High) 2	V <sub>OH2</sub>	V <sub>S</sub> =0V, I <sub>RESET</sub> =-5μA	4.5	4.9	—	V
Output Voltage (Low) 1	V <sub>OL1</sub>	V <sub>S</sub> =0V, I <sub>RESET</sub> =3mA	—	0.2	0.4	V
Output Voltage (Low) 2	V <sub>OL2</sub>	V <sub>S</sub> =0V, I <sub>RESET</sub> =10mA	—	0.3	0.5	V
Output Voltage (Low) 3	V <sub>OL3</sub>	V <sub>S</sub> =Open, I <sub>RESET</sub> =3mA	—	0.2	0.4	V
Output Voltage (Low) 4	V <sub>OL4</sub>	V <sub>S</sub> =Open, I <sub>RESET</sub> =10mA	—	0.3	0.5	V
Output Sink Current 1	I <sub>OL1</sub>	V <sub>S</sub> =0V, V <sub>RESET</sub> =1.0V	20	70	—	mA
Output Sink Current 2	I <sub>OL2</sub>	V <sub>S</sub> =Open, V <sub>RESET</sub> =1.0V	20	70	—	mA
Minimum Operating Voltage 1	V <sub>CCL1</sub>	V <sub>RESET</sub> =0.4V, I <sub>RESET</sub> =0.2mA	—	0.8	1.2	V
Minimum Operating Voltage 2	V <sub>CCL2</sub>	V <sub>RESET</sub> =V <sup>+</sup> -0.1V, R <sub>L</sub> =1MΩ	—	0.8	1.2	V


AC CHARACTERISTICS

PARAMETER	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
V <sup>+</sup> Input Pulse Width	T <sub>PI</sub>	V <sub>CC</sub> 5V  (Note 2)	—	10	—	μS
CK Input Pulse Width	T <sub>CKW</sub>	CK  or  (Note 2)	—	1.8	—	mS
CK Input Period	T <sub>CK</sub>	(Note 2)	—	12	—	mS
Watch Dog Timer	T <sub>WD</sub>	C <sub>T</sub> =0.1μF	—	10	—	mS
Warning Threshold Time						
Watch Dog Timer Reset Pulse Width	T <sub>WR</sub>	C <sub>T</sub> =0.1μF	—	2	—	mS
Reset Signal Hold Time	T <sub>PR</sub>	C <sub>T</sub> =0.1μF	—	100	—	mS
Propagation Delay (RESET Terminal)	T <sub>PD1</sub>	R <sub>L</sub> =2.2kΩ, C <sub>L</sub> =100pF	—	2	—	μS
(RESET Terminal)	T <sub>PD2</sub>	R <sub>L</sub> =2.2kΩ, C <sub>L</sub> =100pF	—	3	—	μS
Output Rise Time	t <sub>R</sub>	R <sub>L</sub> =2.2kΩ, C <sub>L</sub> =100pF	—	1.0	—	μS
Output Fall Time	t <sub>F</sub>	R <sub>L</sub> =2.2kΩ, C <sub>L</sub> =100pF	—	0.1	—	μS

(Note1) : The specified pulses (Refer to AC Characteristics) are applied to CK-pin.

(Note2) : This characteristics is guaranteed within the design.

## ■ TIMING CHART



## ■ TERMINAL FUNCTION

PIN NO.	SYMBOL	FUNCTION	INSIDE EQUIVALENT CIRCUIT
1	$C_T$	Pin Connection to Capacitor, Set the reset holding time	
2	RESET	Reset Output	
3	CK	Clock Input	


## ■ TERMINAL FUNCTION

PIN NO.	SYMBOL	FUNCTION	INSIDE EQUIVALENT CIRCUIT
4	GND	Ground	
5	V <sup>+</sup>	Operating Voltage	
6	V <sub>REF</sub>	Ref Amp Output	
7	V <sub>S</sub>	Comparator S Input	
8	RESET	Reset Output Internal pull up resistor	




# ■ TYPICAL CHARACTERISTICS

Operating Current vs. Operating Voltage




Output Voltage vs. Operating Voltage

(RESET PIN)




Output Voltage vs. Operating Voltage

(RESET PIN)




Detect Voltage vs. Ambient Temperature




Saturation Voltage vs. Output Sink Current

(RESET PIN)




Saturation Voltage vs. Output Sink Current

(RESET PIN)




## TYPICAL CHARACTERISTICS


### High Level Output Voltage vs. High Level Output Current (RESET PIN)




### Reference Voltage vs. Reference Current




### High Output Voltage vs. High Level Output Current (RESET PIN)



### Reference Voltage vs. Ambient Temperature




### Reference Voltage vs. Operating Voltage




## TYPICAL CHARACTERISTICS


### Reset Hold Time at Transient




### Reset Time



### Watch Dog Timer observation time




### Minimum Input Pulse Width vs. CT




## ■ APPLICATION CIRCUIT

### 1. 5V Supply Voltage Supervisory and Watch-dog-timer



- Voltage Supply is detected through  $V_s$ . Detected Voltage is  $V_{SH}$ ,  $V_{SL}$ .


### 2. 5V Supply Voltage Supervisory (Externally fine tuning type)




- $V_s$  detecting Voltage can be externally adjusted.
- Detecting Voltage can be decided by divider resistor of IC inside.  
Detecting Voltage can be set by external  $R_1$ ,  $R_2$ .  
The external resistor  $R_1$ ,  $R_2$  are required to be set in value less than 1/10 in comparing to dividing resistor of IC inside.  
Please refer to following Table.

$R_1$ (k $\Omega$ )	$R_2$ (k $\Omega$ )	Detecting Voltage: $V_{SL}$ (V)	Detecting Voltage: $V_{SH}$ (V)
10	3.9	4.34	4.44
9.1	3.9	4.08	4.18

## 3. Compulsory Resetting attached (Reset Hold attached)



- \*Pin 7 to be grounded when SW. ON. RESET(8pin) become Low:  
RESET(pin2) become HIGH.




- By putting signal in the RESET pin, and Tr switch ON  $\overline{\text{RESET}}$  pin become LOW and RESET pin High.

## SYSTEM RESET IC


## ■ GENERAL DESCRIPTION

NJM2103 is supply voltage supervisory IC to detect the abnormal conditions, such as shut down of all supply voltages at once, or sudden voltage down and then generate the reset signal. It supervises both 5V supply voltage and the voltage optionally set up.


## ■ PACKAGE OUTLINE



NJM2103D



NJM2103M





NJM2103L

## ■ FEATURES

- Precise Detection of Supply Voltage Down ( $V_{SA}=4.2V \pm 2.5\%$ )
- Possible Detection of Optional Voltage Down ( $V_{SB}=1.22V \pm 1.5\%$ )
- Possible Detection of Optional Over-loading ( $I_{CC} \leq 500 \mu A @ V_{SB}=5V$ )
- Low Operating Current ( $V^+=0.8V$  Typ.)
- Reference Voltage can be taken out.
- Low Reset Validated Voltage
- Voltage Detection with Hysteresis Feature
- Package Outline
- Bipolar Technology

DIP8, DMP8, SIP8

## ■ PIN CONFIGURATION


NJM2103D  
NJM2103M

NJM2103L

## PIN FUNCTION

1.  $C_T$
2.  $V_{SC}$
3.  $OUT_c$
4. GND
5.  $V^+$
6.  $V_{SB}/RESIN$
7.  $V_{SA}$
8. RESET

## ■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V <sup>+</sup>	20	V
Power Dissipation	P <sub>D</sub>	(DIP8) 500	mW
		(DM8) 300	mW
		(SIP8) 800	mW
Input Voltage A	V <sub>SA</sub>	V <sup>+</sup> +0.3(<20)	V
Input Voltage B	V <sub>SB</sub>	20	V
Input Voltage C	V <sub>SC</sub>	20	V
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C

■ ELECTRICAL CHARACTERISTICS

● DC CHARACTERISTICS

(V<sup>+</sup>=5.0V, V<sub>SB</sub>=0V, V<sub>SC</sub>=0V, Ta=25°C)

PARAMETER	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Current (1)	I <sub>CC1</sub>	V <sub>SB</sub> =5V	—	380	560	μA
Operating Current (2)	I <sub>CC2</sub>		—	460	700	μA
V <sub>SA</sub> Detecting Voltage (1)	V <sub>SAL</sub>	V <sup>+</sup> fall time V <sub>SB</sub> =V <sup>+</sup>	4.10	4.20	4.30	V
V <sub>SA</sub> Detecting Voltage (2)	V <sub>SAH</sub>	V <sup>+</sup> rise time V <sub>SB</sub> =V <sup>+</sup>	4.20	4.30	4.40	V
V <sub>SA</sub> Hysteresis Width	V <sub>HRS A</sub>		50	100	150	mV
V <sub>SB</sub> Detecting Voltage	V <sub>SBL</sub>	V <sub>SB</sub> fall time	1.202	1.220	1.238	V
V <sub>SB</sub> Detecting Supply Voltage Fluctuation	ΔV <sub>SBL</sub>	V <sup>+</sup> =3.5~18V	—	3	10	mV
V <sub>SB</sub> Hysteresis Width	V <sub>HRS B</sub>		14	28	42	mV
V <sub>SB</sub> Input Current (1)	I <sub>IHB</sub>	V <sub>SB</sub> =5V	—	0	250	nA
V <sub>SB</sub> Input Current (2)	I <sub>ILB</sub>		—	20	250	nA
High Level RESET Output Voltage	V <sub>OHR</sub>	I <sub>RESET</sub> =-5μA, V <sub>SB</sub> =5V	4.5	4.9	—	μV
RESET Output Saturating Voltage(1)	V <sub>OLR1</sub>	I <sub>RESET</sub> =2mA	—	0.20	0.40	V
RESET Output Saturating Voltage(2)	V <sub>OLR2</sub>	I <sub>RESET</sub> =10mA	—	0.30	0.50	V
RESET Output Sink Current	I <sub>RESET</sub>	V <sub>OLR</sub> =1.0V	20	80	—	mA
C <sub>T</sub> Charge Current	I <sub>CT</sub>	V <sub>SB</sub> =5V, V <sub>CT</sub> =0.5V	6.0	9.5	13.0	μA
V <sub>SC</sub> Input Current (1)	I <sub>IHC</sub>	V <sub>SC</sub> =5V	—	0	500	nA
V <sub>SC</sub> Input Current (2)	I <sub>ILC</sub>		—	50	500	nA
V <sub>SC</sub> Detecting Voltage	V <sub>SC</sub>		1.215	1.235	1.255	V
V <sub>SC</sub> Detecting Supply Voltage Fluctuation	ΔV <sub>SC</sub>	V <sup>+</sup> =3.5~13.5V	—	3	10	mV
OUT <sub>C</sub> Output Leak Current	I <sub>OHC</sub>	V <sub>OHC</sub> =13.5V	—	0	1	μA
OUT <sub>C</sub> Output Saturation Voltage	V <sub>OLC</sub>	I <sub>OUT</sub> =4mA, V <sub>SC</sub> =5V	—	0.10	0.40	V
OUT <sub>C</sub> Output Sink Current	I <sub>OUTC</sub>	V <sub>OLC</sub> =1.0V, V <sub>SC</sub> =5V	6	20	—	mA
RESET Guarantee Minimum Supply Voltage	V <sup>+</sup> <sub>L</sub>	V <sub>OLR</sub> =0.4V, I <sub>RESET</sub> =200μA	—	0.8	1.2	V

● AC CHARACTERISTICS

(V<sup>+</sup>=5.0V, V<sub>SB</sub>=5.0V, V<sub>SC</sub>=0V, C<sub>T</sub>=0.01 μF, Ta=25°C)

ITEM	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
V <sub>SA</sub> Input Pulse Width	t <sub>PIA</sub>		—	3.0	—	μs
V <sub>SB</sub> Input Pulse Width	t <sub>PIB</sub>		—	1.5	—	μs
RESET Output Pulse Width	t <sub>PO</sub>	V <sub>SB</sub> =V <sup>+</sup>	—	1.5	—	ms
RESET Rise Time	t <sub>r</sub>	V <sub>SB</sub> =V <sup>+</sup> , R <sub>L</sub> =2.2kΩ, C <sub>L</sub> =100pF	—	1.0	—	μs
RESET Fall Time	t <sub>f</sub>	V <sub>SB</sub> =V <sup>+</sup> , R <sub>L</sub> =2.2kΩ, C <sub>L</sub> =100pF	—	0.1	—	μs
Output Delay Time	t <sub>PD</sub>	V <sub>SB</sub> fall time	—	2	—	μs
Output Delay Time	t <sub>PHL</sub>	V <sub>SC</sub> rise time, R <sub>L</sub> =2.2kΩ, C <sub>L</sub> =100pF	—	0.5	—	μs
Output Delay Time	t <sub>PLH</sub>	V <sub>SC</sub> fall time, R <sub>L</sub> =2.2kΩ, C <sub>L</sub> =100pF	—	1.0	—	μs



## ■ TERMINAL FUNCTION


PIN NO.	SYMBOL	FUNCTION	INSIDE EQUIVALENT CIRCUIT
1	$C_T$	Pin Connection to Capacitor, Set the reset holding time.	
2	$V_{sc}$	Comparator Input	
3	$OUT_C$	Open Collector Output of Comparator C.	

■ TERMINAL FUNCTION


PIN NO.	SYMBOL	FUNCTION	INSIDE EQUIVALENT CIRCUIT
4	GND	Ground	
5	V <sup>+</sup>	Operating Voltage	
6	V <sub>SB</sub> /RESIN	Comparator B Input	
7	V <sub>SA</sub>	Comparator A Input	
8	RESET	Reset Output Internalizing pull up resistor	

## ■ APPLICATION CIRCUIT

### 1) 5V Supply Voltage Monitor



### 2) Monitoring of Optional Supply Voltage ( $V^+ \leq 13.5V$ )




$$\text{Detecting Voltage} \approx (1 + \frac{R_1}{R_2}) \times V_{SB}$$

(Notice)

If it were that  $V^+$  indicates under 4.50V, Connect 7 pin to  $V^+$

### 3) Monitoring of Optional Supply Voltage ( $V^+ > 13.5V$ )




$$\text{Detecting Voltage} \approx (1 + \frac{R_1}{R_5}) \times V_{SB}$$

$$\text{Constant Voltage Output } V_S \approx (1 + \frac{R_1}{R_2}) \times V_{SC}$$


$$\overline{\text{RESET}} \text{ Output} \approx \begin{cases} V_S & (\text{High Level}) \\ 0V & (\text{Low Level}) \end{cases}$$

### 4) Compulsory Reset






Input Reset signal TTL level to  $V_{SB}$ -terminal

5) 5V,  $V_{CC} < 12V$  Supply Voltage Monitor




6) Non-Inverting Reset




## TYPICAL CHARACTERISTICS


### Operating Current 1 vs. Operating Voltage




### Operating Current 2 vs. Operating Voltage




### Output Voltage vs. Operating Voltage




### Detect Voltage ( $V_{SA}$ ) vs. Temperature



### Detect Voltage ( $V_{SA}$ ) vs. Temperature




### Detect Voltage ( $V_{SC}$ ) vs. Temperature




■ TYPICAL CHARACTERISTICS


Output Voltage vs. Output Current




Output Voltage vs. Output Current




Output Voltage (OUTC) vs. Output Current (I\_OUTC)




Detect Voltage ( $V_{SB}$ ,  $V_{SC}$ ) vs. Supply Voltage



Reset Hold Time vs. G



Reset Hold Time vs. Operating Voltage



## VOLTAGE DETECTOR

## ■ GENERAL DESCRIPTION

NJM2405 is a dual comparator, including the high precision reference voltage circuit. Both channels have hysteresis pins, so it could provide the hysteretic function for systems.

It has the wide range of operating voltage and works with less current consumption, so that it is suitable for detecting abnormal conditions, to change over to back up memories when the voltage drops off in operation.

## ■ PACKAGE OUTLINE




NJM2405M


## ■ FEATURES

- Operating Voltage (2.5V ~ 20V)
- Low Operating Current
- Internal Low Reference Voltage
- Adjustable Hysteresis Voltage
- Package Outline DMP8
- Bipolar Technology

## ■ PIN CONFIGURATION



## ■ EQUIVALENT CIRCUIT





■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)



PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V <sup>+</sup>	21	V
Output Voltage	V <sub>O</sub>	21	V
Output Current	I <sub>O</sub>	50	mA
Input Voltage	V <sub>IN</sub>	-0.3 ~ +6.5	Vdc
Power Dissipation	P <sub>D</sub>	300	mW
Operating Temperature Range	T <sub>opr</sub>	-20 ~ +75	°C
Storage Temperature Range	T <sub>stg</sub>	-40 ~ +125	°C

■ ELECTRICAL CHARACTERISTICS

(V<sup>+</sup>=5V, Ta=25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Current	I <sub>CCH</sub>	V <sup>+</sup> =20V, V <sub>IH</sub> =1.5V	—	250	400	μA
	I <sub>CCL</sub>	V <sup>+</sup> =20V, V <sub>IL</sub> =1.0V	—	400	60	μA
Threshold Voltage	V <sub>TH</sub>	I <sub>O</sub> =2mA, V <sub>O</sub> =1V	1.1	1.20	1.25	V
Threshold Voltage Deviation vs Supply Voltage	ΔV <sub>TH1</sub>	2.5V ≤ V <sup>+</sup> ≤ 5.5V	—	3	12	mV
	ΔV <sub>TH2</sub>	4.5V ≤ V <sup>+</sup> ≤ 40V	—	10	40	mV
Offset Voltage between Normal Output and Hysteresis Output		I <sub>O</sub> (A)=20μA, V <sub>O</sub> (A)=3V	—	2.0	—	mV
		I <sub>H</sub> (A)=4.5mA, V <sub>H</sub> (A)=2V	—	—	—	mV
		I <sub>O</sub> (B)=3mA, V <sub>O</sub> (B)=2V	—	2.0	—	mV
Threshold Voltage Temperature Coefficient		I <sub>H</sub> (B)=3mA, V <sub>H</sub> (B)=2V	—	±0.05	—	mV/°C
		-20°C ≤ T <sub>a</sub> ≤ 70°C	—	—	—	mV
Threshold Voltage Difference Between Channels			-10	—	10	mV
Input Current	I <sub>IL</sub>	I <sub>IL</sub> =1.0V	—	5	—	nA
	I <sub>IH</sub>	V <sub>IH</sub> =1.5V	—	100	500	nA
Output Leak Current	I <sub>OH</sub> (A)	V <sup>+</sup> =20V, V <sub>O</sub> (A)=0V, V <sub>IH</sub> =1.5V	—	—	0.1	μA
	I <sub>OH</sub> (B)	V <sub>O</sub> (B)=20V, V <sub>IL</sub> =1.0V	—	—	1	μA
Hysteresis Output leak Current	I <sub>HH</sub> (A)	V <sub>H</sub> (A)=20V, V <sub>IH</sub> =1.5V	—	—	1	μA
	I <sub>HH</sub> (B)	V <sub>H</sub> (B)=20V, V <sub>IH</sub> =1.5V	—	—	1	μA
Output Source Current	I <sub>OL</sub> (A)	V <sub>O</sub> (A)=0V, V <sub>IL</sub> =1.0V	40	80	—	μA
Output Sink Current	I <sub>OL</sub> (B)	V <sub>O</sub> (B)=1.0V, V <sub>IH</sub> =1.5V	4	10	—	mA
Hysteresis Current	I <sub>HL</sub> (A)	V <sub>H</sub> (A)=1.0V, V <sub>IL</sub> =1.0V	6	12	—	mA
	I <sub>HL</sub> (B)	V <sub>H</sub> (B)=1.0V, V <sub>IL</sub> =1.0V	4	10	—	mA
Output Saturation Voltage	V <sub>OL</sub> (A)	I <sub>O</sub> (A)=20μA, V <sub>IL</sub> =1.0V	—	50	200	mV
	V <sub>OL</sub> (B)	I <sub>O</sub> (B)=3.0mA, V <sub>IH</sub> =1.5V	—	120	400	mV
Hysteresis Output Saturation Voltage	V <sub>HL</sub> (A)	I <sub>H</sub> (A)=4.5mA, V <sub>IL</sub> =1.0V	—	120	400	mV
	V <sub>HL</sub> (B)	I <sub>H</sub> (B)=3.0mA, V <sub>IL</sub> =1.0V	—	120	400	mV
Delay Time	t <sub>PHL</sub>	R <sub>L</sub> =5kΩ	—	2	—	μs
	t <sub>PLH</sub>	R <sub>L</sub> =5kΩ	—	3	—	μs

## ■ GENERAL OPERATING INFORMATION (Operation Principle)



Relational Function (Attention)

$$V_{IH}(A) = \left(1 + \frac{R_1}{R_2 \parallel R_3}\right) V_R$$

$$V_{IL}(A) = \left(1 + \frac{R_1}{R_2}\right) V_R$$


$$V_{IH}(B) = \left(1 + \frac{R_4}{R_5 \parallel R_6}\right) V_R$$

$$V_{IL}(B) = \left(1 + \frac{R_4}{R_5}\right) V_R$$

(note)  $V_R \approx V_{TH} (\approx 1.20V)$

$$R_2 \parallel R_3 = \frac{R_2 R_3}{R_2 + R_3}$$

$$R_5 \parallel R_6 = \frac{R_5 R_6}{R_5 + R_6}$$



## LOW VOLTAGE DC MOTOR CONTROLLER

## ■ GENERAL DESCRIPTION

The NJM2606A is integrated circuit with wide operating supply voltage range for DC motor speed control. Especially, the NJM2606A is suited for 3V or 6V DC motor control.

## ■ FEATURES

- Operating Voltage (1.8V ~ 8V)
- Internal Low Saturation Voltage Output Transistor
- Package Outline DIP8, DMP8
- Bipolar Technology

## ■ PACKAGE OUTLINE




NJM2606D  
NJM2606AD




NJM2606AM

## ■ PIN CONFIGURATION



## ■ BLOCK DIAGRAM



## ■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V <sup>+</sup>	10	V
Peak-to-peak Output Current	I <sub>OP</sub>	700	mA
Power Dissipation	P <sub>D</sub>	(DIP8) 500	mW
		(DMP8) 300	mW
Operating Temperature Range	T <sub>opr</sub>	-20~75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~125	°C

(note) At SW ON. (3 sec. at motor locked or 100msec at duty factor less than 0.1%)

## ■ ELECTRICAL CHARACTERISTICS


(Ta=25°C, V<sup>+</sup>=3V, I<sub>M</sub>=100mA)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Current	I <sub>CC</sub>		—	2.4	6.0	mA
Output Saturation Voltage						
NJM2606	V <sub>OSAT</sub>		—	0.18	0.3	V
NJM2606A	V <sub>OSAT</sub>		—	0.13	0.18	V
Reference Voltage	V <sub>REF</sub>		0.18	0.20	0.22	V
vs. Operating Voltage	ΔV <sub>RSV</sub>	V <sup>+</sup> =1.8V~8.0V	—	0.7	8.0	mV
vs. Output Current	ΔV <sub>ROC</sub>	I <sub>M</sub> =20mA~200mA	—	2.7	9.0	mV
vs. Ambient Temperature	ΔV <sub>RT</sub>	Ta=-20°C~+75°C	—	0.04	—	mV/°C
Current Ratio	K	I <sub>M</sub> =50mA~150mA	45	50	55	
vs. Operating Voltage	ΔK <sub>SV</sub>	V <sup>+</sup> =1.8V~8.0V	—	0.6	3.0	
		I <sub>M</sub> =50mA~150mA				
vs. Output Current	ΔK <sub>OC</sub>	I <sub>M</sub> =(20~50)~(170~200)mA	—	1.0	4.0	
vs. Ambient Temperature	ΔK <sub>TC</sub>	Ta=-20°C~+75°C	—	1.0	—	1/°C
		I <sub>M</sub> =50mA~150mA				

## TYPICAL CHARACTERISTICS


**Reference Voltage vs. Operating Voltage**

( $I_M = 100\text{mA}$ ,  $T_a = 25^\circ\text{C}$ )




**Reference Voltage vs. Motor Current**

( $V^+ = 3\text{V}$ ,  $T_a = 25^\circ\text{C}$ )




**Reference Voltage vs. Temperature**

( $V^+ = 3\text{V}$ )




**Operating Current vs. Operating Voltage**

( $T_a = 25^\circ\text{C}$ )




**Output Saturation Voltage vs. Motor Current**

( $V^+ = 3\text{V}$ ,  $T_a = 25^\circ\text{C}$ )




**Current Ratio vs. Operating Voltage**

( $I_M = 50-150\text{mA}$ ,  $T_a = 25^\circ\text{C}$ )




## ■ TYPICAL CHARACTERISTICS

**Current Ratio vs. Motor Current**  
( $V^+ = 3V$ ,  $T_a = 25^\circ C$ )




**Current Ratio vs. Temperature**

( $V^+ = 3V$ ,  $I_M = 50 \sim 150mA$ )




**Rotation vs. Torque**


( $V^+ = 3V$ ,  $T_a = 25^\circ C$ )



## ■ TYPICAL APPLICATION



Select  $C_1$ ,  $C_2$ ,  $C_3$  for each motor type.



$V_{ref}$  : Reference Voltage  
 $K$  : Current Ratio  
 $I_M$  : Motor Current  
 $R_M$  : Internal Resistance of Motor  
 $E_0$  : Motor Counter Electromotive Voltage

The voltage applied at the motor is set as  $V_M$ , which brings the following formula.

$$V_M = (R_1 + R_2 + R_3) I_{ref} + R_1 \cdot \frac{I_M + I_{ref}}{K}$$

Now that,  $I_{ref} = V_{ref}/R_2$  so that, ( $I_{ref} \div 100\mu A$  setting is appropriate)

$$V_M = \frac{V_{ref}}{R_2} (R_1 + \frac{R_1}{K} + R_2 + R_3) + \frac{R_1}{K} I_M \dots\dots(1)$$

On the other hand, the voltage applied at the motor itself will be as in the following.

$$V_M = E_0 + R_M \cdot I_M \dots\dots(2)$$

Through (1), (2), and then leading to stabilize the control system.

$$R_M \cdot I_M > \frac{R_1}{K} \cdot I_M$$

$$\therefore R_1 < K \cdot R_M \dots\dots(3)$$

Taking in consideration of deviatons,  $R_{1(MAX)} < K_{(MIN)} \cdot R_{M(MIN)}$  with the condition.

Items required checking in regard to the temperature coefficient

IC items

1. Reference voltage: Temperature coefficient of  $V_{ref}$ .

2. Current Ratio: Temperature coefficient of  $K$

※ 1 External component items

3. Temperature coefficient of  $R_1$ ,  $R_2$  and  $R_3$

The relation among these 3 parts takes the very important roll.

4. Temperature coefficient of motor internal resistance

5. Temperature coefficient of motor generative voltage

6. Temperature coefficient ratio of  $R_1$  and  $R_M$

Count up from 3. 4.




## SERVO MOTOR CONTROLLER

## ■ GENERAL DESCRIPTION

The NJM2611 is an integrated circuit to be applied on servo motor of radio controlled operation. Wide range of operating voltage, and the NJM2611 has the feature of internal circuit of maintaining constant voltage which helps stabilizing from fluctuation caused by voltage source and the ambient temperature.

## ■ PACKAGE OUTLINE




NJM2611D

## ■ FEATURES

- Wide Operating Voltage
- Setting up the dead band by the internal constant
- Internal Output NPN Power Transistor
- Internal Constant Voltage Circuit
- Package Outline
- Bipolar Technology

DIP16

## ■ BLOCK DIAGRAM



NJM2611D

## ■ ABSOLUTE MAXIMUM RATINGS

( $V^+=6V$ ,  $T_a=25^\circ C$ )

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	$V^+$	10.0	V
Power Dissipation	$P_D$	700	mW
Output Sink Current	$I_{sink}$	600(note)	mA
Operating Temperature Range	$T_{opr}$	$-20 \sim +75$	$^\circ C$
Storage Temperature Range	$T_{stg}$	$-40 \sim +125$	$^\circ C$

(note) Due to the pulse driving, the peak current must be maintained within the range of the maximum ratings.

## ■ ELECTRICAL CHARACTERISTICS

( $V^+=6V$ ,  $T_a=25^\circ C$ )

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Voltage	$V^+$		2.5	—	7.5	V
Operating Current	$I_{CC}$		—	7.5	10.0	mA
Minimum Input Pulse Voltage Range	$V_{IN}$	At the balanced output	1.85	—	—	V
Regulator Voltage	$V_{reg}$		2.0	2.15	2.3	V
Line Regulation	$V_{lin}$	$V^+=2.5 \sim 8.5V$	—	—	30	mV
Output Saturation Voltage	$V_{sat}$	Load $12\Omega$	—	—	0.5	V
Dead Band	$T_{DB}$		—	4.0	—	$\mu s$

## PIN DISCRPTION

PIN NO.	PIN FUNCTION	DESCRIPTION	INSIDE EQUIVALENT CIRCUIT
1	V <sub>IN</sub>	Input the positive pulse of more than 1.85V.	
2	R <sub>REF</sub>	Constant output voltage of 1.25V (typical). Through the resistor which is connected to this pin, and setting up the constant current to make the saw tooth sweep at pin 14. Connect the capacitor of approximately 1000 pF with the resistor on parallel.	

PIN NO.	PIN FUNCTION	DESCRIPTION	INSIDE EQUIVALENT CIRCUIT
3	V <sub>reg</sub>	Connect the resistors along to the motor interlocking potentiometer pulse stretcher. Connect the capacitor of more than 0.1μF.	
4	PS1	Connect the resistor between Vref. The pulse gain can be decided by this resistor and the capacitor connected to pin 5.	
5	PS2	Connect the capacitor between GND. The pulse gain can be decided by this condenser and the resistor connected to pin 4.	


PIN NO.	PIN FUNCTION	DESCRIPTION	INSIDE EQUIVALENT CIRCUIT
6	PSV	<p>Nomally, this pin is used on the open state of operation. Especially, when it is required to make the adjustment of the dead band, connect the resistor between GND and then the dead band can be made it's expansion.</p> <p>(Refere to, dead band pin 6 voltage vs. pin 6 sink current characteristic)</p>	
7	NC	No connect	
8	GND1	System GND.	
9	PNP1	Connect the external PNP transistor ( $Q_2$ ) base.	
10	GND2	<p>Power GND</p> <p>Large pulse current is running, therefore, connect the line by separating from the sytem GND.</p>	

PIN NO.	PIN FUNCTION	DESCRIPTION	INSIDE EQUIVALENT CIRCUIT
11	OUT1	Connect the collector of the external PNP transistor, the base of which is connected to pin 9. Connect the motor between pin 13.	
12	PNP2	Connect the external PNP transistor ( $Q_1$ ) base.	
13	OUT2	Connect the collector of the external PNP transistor, the base of which is connected to pin 12. Connect the motor between pin 11.	

PIN NO.	PIN FUNCTION	DESCRIPTION	INSIDE EQUIVALENT CIRCUIT
14	C <sub>P</sub>	Connect the sawtooth wave generating capacitor. The motor's position shall be decided at the peak point of sawtooth wave, so that it is advisable to select the higher precision capacitor as well as the resistor connected to pin 2.	
15	COMP	The center part of potentiometer of motor motion is to be connected. The capacitor of about 0.1μF is to be connected between GND for preventing noise. The center location can be adjusted by putting the resistor in series with the potentiometer.	
16	V <sup>+</sup>	Power Supply	



■ TYPICAL APPLICATION




Notes


- (1)  $VR_1$  : Potentiometer coupled mechanically to the servo motor
- (2)  $VR_2$  : Adjusting the motor center location
- (3) Hunching prevention
  - 0.01  $\mu$ F Capacitor between pin 11 and GND
  - 0.01  $\mu$ F Capacitor between pin 13 and GND
  - Diode between pin 11 and power supply
  - Diode between pin 13 and power supply
  - 100  $\Omega$  Resistor between pin 11 and pin 13
  - 680  $k\Omega$  Resistor between pin 11 and GND

## ■ TYPICAL CHARACTERISTICS


**Operating Current vs. Operating Voltage**  
( $T_a = 25^\circ\text{C}$ )




**Dead Band Pin 6 Voltage vs. Pin 6 Sink Current**



**Regulator Voltage vs. Operating Voltage**  
( $T_a = 25^\circ\text{C}$ )



**Regulator Voltage vs. Temperature**  
( $V^+ = 6\text{V}$ )



## BRUSH LESS DC MOTOR PRE-DRIVER

## ■ GENERAL DESCRIPTION


The NJM2624 is a 3-phase brushless DC motor pre-driver which requires external power-transistors suited to drive current of the motor.

The Run Enable function is used as PWM control besides of ON/OFF switch function.

## ■ FEATURES


- Operating Voltage (+4.5V ~ +18V)
- Low Operating Current (10mA max)
- Output Switch Current (90mA typ.)
- Run Enable
- Forward or Reverse Direction
- Bipolar Technology
- Package Outline DIP16, DMP16, SSOP16

## ■ PACKAGE OUTLINE




NJM2624D

NJM2624M



NJM2624V

## ■ PIN CONFIGURATION




NJM2624D  
NJM2624M  
NJM2624V

## PIN FUNCTION

- |          |             |
|----------|-------------|
| 1 : H1 - | 9 : GND     |
| 2 : H1 + | 10 : ON/OFF |
| 3 : H2 + | 11 : OUT1   |
| 4 : H2 - | 12 : OUT3   |
| 5 : H3 - | 13 : OUT5   |
| 6 : H3 + | 14 : OUT6   |
| 7 : F/R  | 15 : OUT4   |
| 8 : V+   | 16 : OUT2   |

## ■ BLOCK DIAGRAM



## ■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V*	20	V
Output Current	I <sub>o</sub>	100	mA
Power Dissipation	P <sub>D</sub>	(DMP-16) 700 (DMP-16) 300 (SSOP-16) 300	mW
Operating Temperature Range	T <sub>opr</sub>	-40~+85	°C
Storage Temperature Range	T <sub>stg</sub>	(D, M type-16) -40~+150 (V type) -40~+125	°C

## ■ ELECTRICAL CHARACTERISTICS

(V\*=12V, Ta=25°C)

### Total Device

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply Voltage	V*		4.5	—	18	V
Supply Current	I <sub>q</sub>	RL=∞, 7Pin=OPEN, 10Pin=OPEN	—	3.7	10	mA

### Hole Sensor Section

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input Offset Voltage	V <sub>io</sub>		-4.2	—	4.2	mV
Input Common mode Voltage range	V <sub>icm</sub>		1.5	—	10.5	V
Input Bias Current	I <sub>b</sub>		—	—	600	nA

### Output Section

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Output Voltage 1	V <sub>out 1</sub>	RL=470Ω, V*=12V	8.9	9.5	—	V
Output Voltage 2	V <sub>out 2</sub>	RL=470Ω, V*=5V	—	3.5	—	V
Maximum Output Current 1	I <sub>out 1</sub>	RL=100Ω, V*=12V	50	90	—	mA
Maximum Output Current 2	I <sub>out 1</sub>	RL=100Ω, V*=5V	—	30	—	mA
Output Leak Current	I <sub>leak</sub>		—	—	5	μA

### Run Enable Section

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Run Enable Voltage	V <sub>on</sub>	RL=470Ω	1/2V* -0.5v	—	—	V
Run Disable Voltage	V <sub>off</sub>	RL=470Ω	—	—	1/2V* +0.5v	V
Source Current 1	I <sub>on 1</sub>	Run Enable Terminal=GND	—	250	400	μA

### Forward or Reverse Direction Section

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Forward Direction	V <sub>F</sub>	RL=470Ω	1/2V* -0.5v	—	—	V
Reverse Direction	V <sub>R</sub>	RL=470Ω	—	—	1/2V* +0.5v	V
Source Current 1	I <sub>on 2</sub>	Forward or Reverse Direction Terminal=GND	—	250	400	μA

## ■ TERMINAL DESCRIPTION

PIN NO.	SYMBOL	FUNCTION	INSIDE EQUIVALENT CIRCUIT
2	H1 +	Sensor Input 1 Inverting Terminal	
3	H2 +	Sensor Input 2 Inverting Terminal	
6	H3 +	Sensor Input 3 Inverting Terminal	
1	H1 -	Sensor Input 1 Non-Inverting Terminal	
4	H2 -	Sensor Input 2 Non-Inverting Terminal	
5	H3 -	Sensor Input 3 Non-Inverting Terminal	
7	F/R	Forward or Reverse Direction Terminal	




## V-F/F-V CONVERTOR

## ■ GENERAL DESCRIPTION

The NJM4151 provide a simple low-cost method of A/D conversion. They have all the inherent advantages of the voltage-to-frequency conversion technique. The Output of NJM4151 is a series of pulses of constant duration. The frequency of the pulses is proportional to the applied input voltage. These converters are designed for use in a wide range of data conversion and remote sensing applications.

## ■ PACKAGE OUTLINE



NJM 4151 D




NJM 4151 M


## ■ FEATURES

- Operating Voltage (8V ~ 22V)
- Frequency Operation from (1.0Hz to 100kHz)
- Package Outline DIP8, DMP8
- Bipolar Technology

## ■ PIN CONFIGURATION



## ■ EQUIVALENT CIRCUIT





## ■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V <sup>+</sup>	8~22	V
Output Sink Current	I <sub>SiNK</sub>	20	mA
Power Dissipation	P <sub>D</sub>	(DIP8) 500 (DMP8) 300	mW mW
Input Voltage	V <sub>I</sub>	-0.2~V <sup>+</sup>	(V)
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C

## ■ ELECTRICAL CHARACTERISTICS

(V<sup>+</sup>=+15V, Ta=+25°C)

PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Current	8V<V <sup>+</sup> <15V	2.0	3.5	6.0	mA
	15V<V <sup>+</sup> <22V	2.0	4.5	7.5	mA
Conversion Accuracy Scale Factor	V <sub>IN</sub> =10V R <sub>S</sub> =14.0kΩ	0.90	1.00	1.10	kHz/V
Drift with Temperature	V <sub>IN</sub> =10V	—	±100	—	ppm/°C
Drift with V <sup>+</sup>	V <sub>IN</sub> =1.0V 8V<V <sup>+</sup> <18V	—	0.2	1.0	%/V
Input Comparator Offset Voltage		—	5	10	mV
Offset Current		—	±50	±100	nA
Input Bias Current		—	-100	-300	nA
Common Mode Range(Note 1)		0 to V <sup>+</sup> -3	0 to V <sup>+</sup> -2	—	V
One-Shot Threshold Voltage, Pin 5		0.63	0.66	0.70	× V <sup>+</sup>
Input Bias Current, Pin 5		—	-100	-500	nA
Reset V <sub>SAT</sub>	Pin 5, I=2.2mA	—	0.15	0.50	V
Current Source Output Current (R <sub>S</sub> =14.0kΩ)	Pin 1, V <sup>+</sup> =0V	—	138.7	—	μA
Change with Voltage	Pin 1, V <sup>+</sup> =0V to V <sup>+</sup> =10V	—	1.0	2.5	μA
Off Leakage	Pin 1, V <sup>+</sup> =0V	—	1	50.0	nA
Reference Voltage	Pin 2	1.70	1.90	2.08	V
Logic Output V <sub>SAT</sub>	Pin 3, I=3.0mA	—	0.15	0.50	V
V <sub>SAT</sub>	Pin 3, I=2.0mA	—	0.10	0.30	V
Off Leakage		—	0.1	1.0	μA

Note 1: Input Common Mode Range includes ground.



# ■ PRINCIPLE OF OPERATION

## Single Supply Mode Voltage-to-Frequency Conversion

In this application the NJM4151 functions as a stand-alone voltage to frequency converter operating on a single positive power supply. Refer to Figure 1, the simplified block diagram. The NJM4151 contains a voltage comparator, a one-shot, and a precision switched current source. The voltage comparator compares a positive input voltage applied at pin 7 to the voltage at pin 6. If the input voltage is higher, the comparator will fire the one-shot. The output of the one-shot is connected to both the logic output and the precision switched current source. During the one-shot period,  $T$ , the logic output will go low and the current source will turn on with current  $I$ .

At the end of the one-shot period the logic output will go high and the current source will shut off. At this time the current source has injected an amount of charge  $Q=I_0T$  into the network  $R_B-C_B$ . If this charge has not increased the voltage  $V_B$  such that  $V_B > V_I$ , the comparator again fires the one-shot and the current source injects another lump of charge,  $Q$ , into the  $R_B-C_B$  network. This process continues until  $V_B > V_I$ .

When this condition is achieved the current source remains off and the voltage  $V_B$  decays until  $V_B$  is again equal to  $V_I$ . This completes one cycle. The VFC will now run in a steady state mode. The current source dumps lumps of charge into the capacitor  $C_B$  at rate fast enough to keep  $V_B \geq V_I$ . Since the discharge rate of capacitor  $C_B$  is proportional to  $V_B/R_B$ , the frequency at which the system runs will be proportional to the input voltage.




Figure 1. Simplified Block Diagram, Single Supply Mode




Figure 2. Single Supply Voltage-to-Frequency Converter

The 4151 VFC is easy to use and apply if you understand the operation of it through the block diagram, Figure 1. Many users, though, have expressed the desire to understand the workings of the internal circuitry. The circuit can be divided into five sections: the internal biasing network, input comparator, one-shot, voltage reference, and the output current source.

The internal biasing network is composed of Q39-Q43. The N-channel FET Q43 supplies the initial current for zener current Q39. The NPN transistor Q38 senses the zener voltage to derive the current reference for the multiple collector current source Q41. This special PNP transistor provides active pull-up for all of the other sections of the 4151.

The input comparator section is composed of Q1-Q7. Lateral PNP transistors Q1-Q4 form the special ground-sensing input which is necessary for VFC operation at low input voltages. NPN transistors Q5 and Q6 convert the differential signal to drive the second gain stage Q7. If the voltage on input pin 7 is less than that on threshold pin 6, the comparator will be off and the collector of Q7 will be in the high state. As soon as the voltage on pin 7 exceeds the voltage on pin 6, the collector of Q7 will go low and trigger the one-shot.

The one-shot is made from a voltage comparator and an R-S latch. Transistors Q12-Q15 and Q18-Q20 form the comparator, while Q8-Q11 and Q16-Q17 make up the R-S latch. One latch output, open-collector reset transistor Q16, is connected to a comparator input and to the terminal, pin 5. Timing resistor  $R_O$  is tied externally from pin 5 to  $V^+$  and timing capacitor  $C_O$  is tied from pin 5 to ground. The other comparator input is tied to a voltage divider  $R_3$ - $R_5$  which sets the comparator threshold voltage at  $0.667 V^+$ . One-shot operation is initiated when the collector of Q7 goes low and sets the latch. This causes Q16 to turn off, releasing the voltage at pin 5 to charge exponentially towards  $V^+$  through  $R_O$ . As soon as this voltage reaches  $0.667 V^+$ , comparator output Q20 will go high causing Q10 to reset the latch. When the latch is reset, Q16 will discharge  $C_O$  to ground. The one-shot has now completed its function of creating a pulse of period  $T=1.1 R_O C_O$  at the latch output, Q21. This pulse is buffered through Q23 to drive the open-collector logic circuit transistor Q32. During the one-shot period the logic output will be in the low state. The one-shot output is also used to switch the reference voltage by Q22 and Q24. The low T.C. reference voltage is derived from the combination of a 5.5V zener diode with resistor and diode level shift networks. A stable 1.89 volts is developed at pin 2, the emitter of Q33.

Connecting the external current-setting resistor  $R_S=14.0\Omega$  from pin 2 to ground gives  $135\mu A$  from the collectors of Q33 and Q34. This current is reflected in the precision current mirror Q35-Q37 and produces the output current  $I_O$  at pin 1. When the R-S latch is reset, Q22 and Q24 will hold the reference voltage off, pin 2 will be at 0V, and the current will be off. During the one-shot period T, the latch will be set, the voltage of pin 2 will go to 1.89V, and the output current will be switched on.

## TYPICAL APPLICATION

### 1. Single supply Voltage-to-Frequency Converter

Figure 2 shows the simplest type of VFC that can be made with the 4151. Input voltage range is from 0 to +10V, and output frequency is from 0 to 10kHz. Full scale frequency can be tuned by adjusting  $R_S$ , the output current set resistor. This circuit has the advantage of being simple and low in cost, but it suffers from inaccuracy due to a number of error sources. Linearity error is typically 1%. A frequency offset will also be introduced by the input comparator offset voltage. Also, response time for this circuit is limited by the passive integration network  $R_B C_B$ . For the component values shown in Figure 2, response time for a step change input from 0 to +10V will be 135msec. For applications which require fast response time and high accuracy, use the circuits of Figure 3 and 4.




Figure 2. Single Supply Voltage-to-Frequency Converter



## 4. Comparison of Voltage-to-Frequency Application Circuits

Table 1 compares the VFC applications circuits for typical linearity, frequency offset, response time for a step input from 0 to 10 volts, sign of input voltage, and whether the circuit will operate from a single positive supply or split supplies.

Table 1

	Figure 2	Figure 3	Figure 4
Linearity	1%	0.2%	0.05%
Frequency Offset	+10Hz	0	0
Response Time	135msec	10msec	10msec
Input Voltage	+	+	-
Single supply	yes	yes	yes
Split Supply	-	-	yes

## 5. Frequency-to-Voltage Conversion

The 4151 can be used as a frequency-to-voltage converter. Figure 5 shows the single-supply FVC configuration. With no signal applied, the resistor bias networks tied to pins 6 and 7 hold the input comparator in the off state. A negative going pulse applied to pin 6 (or positive pulse to pin 7) will cause the comparator to fire the one-shot. For proper operation, pulse width must be less than the period of the one-shot,  $T=1.1 R_O C_O$ . For a 5Vp-p square-wave input the differentiator network formed by the input coupling capacitor and the resistor bias network will provide pulses which correctly trigger the one-shot. An external voltage comparator such as the NJM311 or NJM2901 can be used to "square-up" sinusoidal input signals before they are applied to the 4151. Also, the component values for the input signal differentiator and bias network can be altered to accommodate square waves with different amplitudes and frequencies. The passive integrator network  $R_B C_B$  filters the current pulses from the pin 1 output. For less output ripple, increase the value of  $C_B$ .




Figure 5. Single Supply Frequency-to-Voltage Converter




Figure 6. Precision Frequency-to-Voltage Converter

## 6. Precision Frequency-to-Voltage Converter

For increased accuracy and linearity, use an operational amplifier integrator as shown in Figure 6, the precision FVC configuration. Trim the offset to give  $-10\text{mV}$  out with  $10\text{Hz}$  in and trim the full scale adjust for  $-10\text{V}$  out with  $10\text{kHz}$  in. Input signal conditioning for this circuit is necessary just as for the single supply mode, and scale factor can be programmed by the choice of component values. A tradeoff exists between output ripple and response time, through the choice of integration capacitor  $C_1$ . If  $C_1=0.1\mu\text{F}$  the ripple will be about  $100\text{mV}$ . Response time constant  $\tau_R=R_B \cdot C_1$ . For  $R_B=100\text{k}\Omega$  and  $C_1=0.1\mu\text{F}$ ,  $\tau_R=10\text{ms}$

## ■ PRECAUTIONS

1. The voltage applied to comparator input pins 6 and 7 should not be allowed to go below ground by more than  $0.3$  volt.
2. Pins 3 and 5 are open-collector outputs. Shorts between these pins and  $V^+$  can cause overheating and eventual destruction.
3. Reference voltage terminal pin 2 is connected to the emitter of an NPN transistor and is held at approximately  $1.9$  volts. This terminal should be protected from accidental shorts to ground or supply voltages. Permanent damage may occur if current in pin 2 exceeds  $5\text{mA}$ .
4. Avoid stray coupling between 4151 pins 5 and 7, which could cause false triggering. For the circuit of Figure 2, bypass pin 7 to ground with at least  $0.01\mu\text{F}$ . If false triggering is experienced with the precision mode circuits, bypass pin 6 to ground with at least  $0.01\mu\text{F}$ . This is necessary for operation above  $10\text{kHz}$ .

## ■ PROGRAMMING THE 4151

The 4151 can be programmed to operate with a full scale frequency anywhere from  $1.0\text{Hz}$  to  $100\text{kHz}$ . In the case of the VFC configuration, nearly any full scale input voltage from  $1.0\text{V}$  and up can be tolerated if proper scaling is employed. Here is how to determine component values for any desired full scale frequency.

1. Set  $R_s=14\text{k}\Omega$  or use a  $12\text{k}\Omega$  resistor and  $5\text{k}\Omega$  pot as shown in the figures. (The only exception to this is Figure 4.)
2. Set  $T=1.1R_0C_0=0.75[1/f_0]$  where  $f_0$  is the desired full scale frequency. For optimum performance make  $6.8\text{k}\Omega < R_0 < 680\text{k}\Omega$  and  $0.001\mu\text{F} < C_0 < 1.0\mu\text{F}$
3.
  - a) For the circuit of Figure 2 make  $C_B=10^{-2}[1/f_0]$  Farads. Smaller values of  $C_B$  will give faster response time, but will also increase frequency offset and nonlinearity.
  - b) For the active integrator circuits make  $C_1=5 \times 10^{-5}[1/f_0]$  Farads. The op-amp integrator must have a slew rate of at least  $135 \times 10^{-6}[1/C_1]$  volts per second where the value of  $C_1$  is again give in Frads.
4.
  - a) For the circuits of Figure 2 and 3 keep the values of  $R_B$  and  $R_B'$  as shown and use an input attenuator to give the desired full scale input voltage.
  - b) For the precision mode circuit of Figure 4, set  $R_B=V_{10}/100\mu\text{A}$  where  $V_{10}$  is the full scale input voltage. Alternately the op-amp inverting input (summing node) can be used as a current input with full scale input current  $I_{10}= -100\mu\text{A}$ .
5. For the FVCs, pick the value of  $C_B$  or  $C_1$  to give the optimum tradeoff between response time and output ripple for the particular application.

## ■ DESIGN EXAMPLE

- I. Design a precision VFC (from Figure 4) with  $f_0=100\text{kHz}$  and  $V_{10}=-10\text{V}$ .
  1. Set  $R_s=14.0\text{k}\Omega$ .
  2.  $T=0.75(1/10^5)=7.5\mu\text{sec}$  Let  $R_0=6.8\text{k}\Omega$  and  $C_0=0.001\mu\text{F}$
  3.  $C_1=5 \times 10^{-5}(1/10^5)=500\text{pF}$  Op-amp slew rate must be at lease  $SR=135 \times 10^{-6}(1/500\text{pF})=0.27\text{V}/\mu\text{sec}$
  4.  $R_B=10\text{V}/100\mu\text{A}=100\text{k}\Omega$
- II. Design a precision VFC with  $f_0=1\text{Hz}$  and  $V_{10}=-10\text{V}$ ,
  1. Let  $R_s=14.0\text{k}\Omega$ .
  2.  $T=0.75(1/1)=0.75\text{sec}$  Let  $R_0=680\text{k}\Omega$  and  $C_0=1.0\mu\text{F}$
  3.  $C_1=5 \times 10^{-5}(1/1) = 50\mu\text{F}$
  4.  $R_B=100\text{k}\Omega$



III. Design a single supply FVC to operate with a supply voltage of 8V and full scale input frequency  $f_0=83.3\text{Hz}$ . The output voltage must reach at least 0.63 of its final value in 200msec. Determine the output ripple.

1. Set  $R_s=14.0\text{k}\Omega$ .
2.  $T=0.75(1/83.3)=9\text{msec}$  Let  $R_0=82\text{k}\Omega$  and  $C_0=0.1\mu\text{F}$
3. Since this FVC must operate from 8.0V, we shall make the full scale output voltage at pin 6 equal to 5.0V.
4.  $R_B=5\text{V}/100\mu\text{A}=50\text{k}\Omega$
5. Output response time constant is  $\tau_R \leq 20\text{msec}$  Therefore  $C_B \leq \tau_R/R_B=200 \times 10^{-3}/50 \times 10^3=4\mu\text{F}$  Worst case ripple voltage is:  $V_R=9\text{mS} \times 135\mu\text{A}/4\mu\text{F}=304\text{mV}$

IV. Design an opto-isolated  $V_{FC}$  with high linearity which accepts a full scale input voltage of +10V. See Figure 7 for the final design. This circuit uses the precision mode VFC configuration for maximum linearity. The NJM3403A quad op-amp provides the functions of inverter, integrator, regulator, and LED driver.






Figure 7. Opto-Isolated VFC

■ TYPICAL CHARACTERISTICS


**$V_{IN}$ -fo Characteristics (VFC)**




**$V_{IN}$ -fo Characteristics (VFC)**




**Scale Factor Characteristics**




**Input Frequency vs. Output Voltage (FVC)**



**Ambient Temperature Characteristics**



**$f_o$  vs. Operating Voltage**



## ANALOG MULTIPLIER

## ■ GENERAL DESCRIPTION


The NJM4200 is the industry's first integrated circuit multiplier to have complete compensation for nonlinearity, the primary source of error and distortion. This is also the first IC multiplier to have three on-board operational amplifiers designed specifically for use in multiplier logging circuits. These specially-designed amplifiers are frequency compensated for optimum AC response in a logging circuit; the heart of a multiplier, and can therefore provide superior AC response in comparison to other analog multipliers.

Versatility is unprecedented; this is the first IC multiplier that can be used in a wide variety of applications without sacrificing accuracy. Four-quadrant multiplication, one-quadrant division or square-rooting, and RMS-to-DC conversion can all be easily implemented with predictable accuracy. The nonlinearity compensation is not just trimmed at a single temperature, it is designed to provide compensation over the full temperature range. This nonlinearity compensation combined with the low gain and offset drift inherent in a well-designed monolithic chip provides a very low tempco on accuracy.

The excellent linearity and versatility were achieved through circuit design rather than special grading or trimming therefore unit cost is very low. Analog multipliers can now be used in application where price was previously an inhibiting factor.

The NJM4200 is ideal for use in low-distortion audio modulation circuits, voltage-controlled active filters, and precision oscillators.

## ■ PACKAGE OUTLINE



NJM4200D




NJM4200M

## ■ FEATURES

- High accuracy
  - Non-linearity (0.3% maximum)
  - Temperature coefficient (0.005%/°C maximum)
- Multiple functions
  - Multiply, divide, square, square root, RMS-to-DC conversion, AGC, and modulate/demodulate
- Wide bandwidth (4MHz typ-)
- Package Outline DIP8, DMP8
- Bipolar Technology

## ■ CONNECTION DIAGRAM





## ■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V <sup>-</sup>	-22	V
Power Dissipation	P <sub>D</sub>	(DIP8) 500	mW
		(DMP8) 300	mW
Input Current	I <sub>IN</sub>	-5	mA
Operating Temperature Range	T <sub>opr</sub>	-20~+75	°C
Storage Temperature Range	T <sub>stg</sub>	-40~+125	°C

## ■ ELECTRICAL CHARACTERISTICS

(Ta=25°C, V<sup>-</sup>=-15V)

PARAMETER	SYMBOL	TEST CONDITION	NJM4200			UNIT
			MIN.	TYP.	MAX.	
Input range(I <sub>1</sub> , I <sub>2</sub> and I <sub>4</sub> )	I <sub>IN</sub>		1.0	—	1000	μA
Total error as multiplier						
Untrimmed	—		—	—	±3.0	%
With external trim	—		—	—	±0.5	%
Versus temperature	—	Operational Temperature Range	—	±0.005	—	%/°C
Versus Supply	—	V <sup>-</sup> = -9V ~ -18V	—	±0.1	—	%/V
Nonlinearity	—	50μA < I < 250μA	—	—	±0.3	%
Input offset voltage	V <sub>10</sub>	I <sub>1</sub> =I <sub>2</sub> =I <sub>4</sub> =150μA	—	—	±10	mV
Input bias current	I <sub>B</sub>	I <sub>1</sub> =I <sub>2</sub> =I <sub>4</sub> =150μA	—	—	500	nA
Average temperature coefficient of input offset voltage	—	I <sub>1</sub> =I <sub>2</sub> =I <sub>4</sub> =150μA	—	—	±100	μV/°C
Output current range(I <sub>3</sub> )	I <sub>0</sub>	(Note 1)	1.0	—	1000	μA
Frequency response, -3 dB	f <sub>R</sub>		—	4	—	MHz
Operating voltage	V <sup>-</sup>		-9	-15	-18	V
Operating Current	I <sub>CC</sub>	I <sub>1</sub> =I <sub>2</sub> =I <sub>4</sub> =150μA, Ta=25°C	—	—	4	mA

Note 1: These specifications apply with output (I<sub>3</sub>) connected to an op amp summing junction. If desired, the output (I<sub>3</sub>) at pin (4) can be used to drive a resistive load directly. The resistive load should be less than 700 ohms and must be pulled up to a positive supply such that the voltage on pin (3) stays within a range of 0 to +5V.

## ■ FUNCTION DESCRIPTION

The NJM4200 multiplier is designed to multiply two input currents ( $I_1$  and  $I_2$ ) and to divide by a third input current ( $I_4$ ). The output is also in the form of a current ( $I_3$ ). A simplified circuit diagram is shown in Figure 1. The nominal relationship between the three inputs and the output is:




Figure 1. 4200 Multiplier Functional Diagram

$$I_3 = \frac{I_1 I_2}{I_4} \quad (1)$$

All four currents must be positive and restricted to a range of  $1\mu\text{A}$  to  $1\text{mA}$ . The three input currents go into the multiplier chip at op-amp summing junctions which are nominally at zero volts. Therefore, an input voltage can be easily converted to an input current by a series resistor. Any number of currents may be summed at the inputs. Depending on the application, the output current can be converted to a voltage by an external op-amp or used directly. This capability of combining input currents and voltages in various combinations provides great versatility in application.

Inside the multiplier chip, the three op-amps make the collector currents of transistors  $Q_1$ ,  $Q_2$ , and  $Q_4$  equal to their respective input currents ( $I_1$ ,  $I_2$ , and  $I_4$ ). These op-amps are designed with current-source outputs and are phase-compensated for optimum frequency response as a multiplier. Power drain of the op-amps was minimized to prevent the introduction of undesired thermal gradients on the chip. The three op-amps operate on a single-supply voltage (nominally  $-15\text{V}$ ) and total quiescent current drain is less than  $4\text{mA}$ . These special op-amps provide significantly improved performance in comparison to 741-type op-amps.

The actual multiplication is done within the log-antilog configuration of the  $Q_1$ - $Q_4$  transistor array. These four transistors, with associated proprietary circuitry, were specially designed to precisely implement the relationship.

$$V_{\text{BEN}} = \frac{kT}{q} \ln \frac{I_{\text{CN}}}{I_{\text{SN}}} \quad (2)$$

Previous multiplier designs have suffered from an additional undesired linear term in the above equation; the collector current times the emitter resistance. This  $I_{\text{CE}}$  term can cause significant linearity error. In four-quadrant multiplier circuits, this added  $I_{\text{CE}}$  term introduces a parabolic nonlinearity even with matched transistors. New JRC has developed a unique and proprietary means of inherently compensating for this undesired  $I_{\text{CE}}$  term. Furthermore, this New JRC-developed circuit technique compensates linearity error over temperature changes. The nonlinearity-versus-temperature is significantly improved over earlier designs.

From equation (2) and by assuming equal transistor junction temperatures, summing base-to-emitter voltage drops around the transistor array yields:

$$\frac{kT}{q} \left[ \ln \frac{I_1}{I_{S1}} + \ln \frac{I_2}{I_{S2}} - \ln \frac{I_3}{I_{S3}} - \ln \frac{I_4}{I_{S4}} \right] = 0 \quad (3)$$

The equation reduces to:

$$\frac{I_1 I_2}{I_3 I_4} = \frac{I_{S1} I_{S2}}{I_{S3} I_{S4}} \quad (4)$$


The ratio of reverse saturation currents,  $I_{S1}I_{S2}/I_{S3}I_{S4}$  depends on the transistor matching. In a monolithic multiplier this matching is easily achieved and the ratio is very close to unity, typically  $1.0 \pm 1\%$ . The final result is the desired relationship:

$$I_3 = \frac{I_1 I_2}{I_4} \quad (5)$$

The inherent linearity and gain stability combined with low cost and versatility makes this new circuit ideal for a wide range of nonlinear functions.

## Applications

### Four-Quadrant, General-Purpose Multiplier



**Figure 2. Four-Quadrant General Purpose Multiplier Using the NJM4200**

The general schematic for a four-quadrant multiplier using the NJM4200 IC is shown in Figure 2. A positive reference voltage,  $V_R$ , is used to offset the multiplier chip. To stay within the most linear operating range, it is necessary that  $V_R/R_2$  plus  $V_X/R_1$  be limited to a range of  $50\mu A$  to  $250\mu A$ . Within the operating range, input and output currents are given by the following equations:

$$I_1 = \frac{V_X + V_R}{R_1 + R_2} \quad I_2 = \frac{V_Y + V_R}{R_1 + R_2} \quad I_3 = \frac{V_X + V_Y + V_R + V_0}{R_1 + R_2 + R_0} \quad I_4 = \frac{V_R}{R_2}$$

Combining these relationships through the equation  $I_3 = I_1 I_2 / I_4$  yields:

$$V_0 = \frac{R_0 R_2}{R_1^2} \frac{V_X V_Y}{V_R}$$

The reference voltage  $V_R$  must be positive, but  $V_X$  and  $V_Y$  can be AC voltages. The positive supply voltage can be used as the reference in many applications where a well-regulated  $+15V$  is available. Some typical values for a multiplier scaled at  $V_X V_Y / 10$  are calculated below:

**Given:**  $V_X$  and  $V_Y$  have range of  $-10V$  to  $+10V$   
Desired scaling is  $V_0 = V_X V_Y / 10$   
Reference voltage  $V_R$  is  $+15V$

**Calculation:**

(1) Choose  $R_1 = 100k\Omega$

From requirement of  $+50\mu A$  minimum

$$\frac{-10V}{100K} + \frac{15V}{R_2} = 50\mu A$$

Thus,  $R_2$  would also need to be  $100k\Omega$

**Results:**

$$V_0 = \frac{V_X V_Y}{10} \text{ with } V_R = +15V$$

$$R_1, R_2 = 100k\Omega$$

$$R_0 = 150k\Omega$$

(2) Calculate  $R_0$  from  $\frac{R_0 R_2}{R_1^2} \frac{1}{V_R} = \frac{1}{10}$

$$R_0 = \frac{R_1^2}{R_2^2} \frac{V_R}{10}$$

$$R_0 = (100k\Omega) 15 / 10$$


$$R_0 = 150k\Omega$$

These values cause a range on  $I_1$  and  $I_2$  of  $50\mu\text{A}$  to  $250\mu\text{A}$  for  $V_X$  and  $V_Y$  of  $-10\text{V}$  to  $+10\text{V}$ .

While the choice of values for  $R_1, R_2$  and  $R_0$  are arbitrary, best results are obtained by operating  $I_1$  and  $I_2$  over a range of approximately  $50\mu\text{A}$  to  $250\mu\text{A}$ .

Accuracy of the four-quadrant multiplier is dependent upon both the NJM4200 chip and the external components. AC feedthrough, which is the undesired output when multiplying one AC input by zero on the other input, is dependent on op amp offsets and on the matching of the  $R_1$  and  $R_2$  resistor sets. Gain accuracy depends on the external reference voltage  $V_R$ , the resistor ratio  $R_0 R_2 / R_1^2$ , and the multiplier chip. Linearity depends almost entirely upon the multiplier IC. The linear error terms can all be nulled externally by trimming resistor ratios or offsets. A four-quadrant multiplier with provision for external trimming of linear error components is shown in Figure 3. The optimum mix of component tolerances, trimming range, and cost is very application dependent. With moderate-cost components and no external trimming, the NJM4200 is more accurate than many of the complete IC multipliers. With precision components and external trimming as shown in Figure 3, the NJM4200 is capable of performance comparable to the best hybrid or modular multipliers.

The error analysis is most easily done by separately considering resistor match, offsets, and gain; then superimposing the results.



**Figure 3. Four-Quadrant, General-Purpose Multiplier with Offset Adjustments**

## Resistor Matching

Assuming no op amp offsets and no error due to the multiplier chip, then the output would be the sum of the items given below:

$$\begin{aligned} \text{Desired Output} &= \frac{R_0 R_{2d}}{R_{1a} R_{1c}} \frac{V_X V_Y}{V_R} & V_Y \text{ Feedthrough} &= \frac{R_0}{R_{1c}} \left( \frac{R_{2d}}{R_{2a}} - \frac{R_{1c}}{R_{1b}} \right) V_Y \\ V_X \text{ Feedthrough} &= \frac{R_0}{R_{1a}} \left( \frac{R_{2d}}{R_{2b}} - \frac{R_{1a}}{R_{1d}} \right) V_X & \text{Output Offset} &= \frac{R_0}{R_{2a}} \left( \frac{R_{2d}}{R_{2b}} - \frac{R_{2a}}{R_{2c}} \right) V_R^2 \end{aligned}$$

The AC feedthrough is directly proportional to the matching of the  $R_2$  resistor set and the  $R_1$  resistor set. AC feedthrough on the X or Y input is related to resistor tolerance as:

$$\text{AC Feedthrough} \sim R_0 / R_1 \times 2 \times \text{Res. Tol.} \times V_{IN}$$

For example, if  $R_0 / R_1$  were 1.5 as in the example given previously and the resistors were matched to within 1%, then the maximum AC feedthrough due to resistor mismatch would be 3% of the  $V_X$  or  $V_Y$  input voltage. This AC feedthrough can be nulled directly by trimming the resistor sets or indirectly by trimming offsets.

## Effect of Op Amp Offsets

In a multiplier, the offsets are cross multiplied and can thus cause AC feedthrough. When one input is zero and the other is a large AC signal, then the output will be the offset of the "zero" input times the AC signal. To quantify this effect, consider the circuit as shown in Figure 3. The offsets of each amplifier are due to both input offset voltage for the op amp and the input offset current times the source resistance.

These offsets can be lumped together into a single  $V_{OS}$  term. For this analysis, assume that the external resistors are perfectly matched ( $R_1$ 's and  $R_2$ 's all matched). The set of equations below must be combined to see their interaction:

$$\begin{aligned}
 I_1 &= \frac{V_X - V_{OS1}}{R_1} + \frac{V_R - V_{OS1}}{R_2} & \text{Desired Output} &= \frac{R_0 R_2}{R_1^2} \frac{V_X V_Y}{V_R} \\
 I_2 &= \frac{V_Y - V_{OS2}}{R_1} + \frac{V_R - V_{OS2}}{R_2} & V_Y \text{ Feedthrough} &= \frac{R_0}{R_1} \frac{1}{V_R} \left[ V_{OS4} - \left( \frac{R_2}{R_1} + 1 \right) V_{OS1} \right] V_Y \\
 I_3 &= \frac{V_X - V_{OS3}}{R_1} + \frac{V_Y - V_{OS3}}{R_1} + \frac{V_R - V_{OS3}}{R_2} + \frac{V_0 - V_{OS3}}{R_0} & V_X \text{ Feedthrough} &= \frac{R_0}{R_1} \frac{1}{V_R} \left[ V_{OS4} - \left( \frac{R_2}{R_1} + 1 \right) V_{OS2} \right] V_X \\
 I_4 &= \frac{V_R - V_{OS4}}{R_2} & \text{Output Offset} &= \left( \frac{2R_0}{R_1} + \frac{R_0}{R_2} + 1 \right) V_{OS3} - \left( \frac{R_0}{R_1} + \frac{R_0}{R_2} \right) (V_{OS1} + V_{OS2})
 \end{aligned}$$

For simplicity,  $V_{OS}^2$  terms and gain-error factors on error terms can be dropped. The output voltage would then be the sum of the terms given above:

To estimate magnitudes, consider the previous example where  $R_0=150k\Omega$ ,  $R_1$  and  $R_2$  were  $100k\Omega$ , and  $V_R=15V$ . Then,

$$V_Y \text{ Feedthrough} = 1/10(V_{OS4} - 2V_{OS1})V_Y$$

$$V_X \text{ Feedthrough} = 1/10(V_{OS4} - 2V_{OS2})V_X$$

$$\text{Output Offset} = 5.5V_{OS3} - 3(V_{OS1} + V_{OS2})$$

To carry this example further, let each  $V_{OS}$  term have a maximum value of  $\pm 10mV$ . The worst-case combination would then be a feedthrough of  $0.003V_Y$  and  $0.003V_X$ . Output offset could be as high as  $115mV$ , but would generally be less.

The trimming procedure is straight-forward when done in the following recommended sequence.

1. Apply a full-scale AC voltage To  $V_Y$  and make  $V_X$  zero. Trim  $V_{OS1}$  for output null ( $V_O=0$ ).
2. Apply the same full scale AC voltage to  $V_X$  and  $V_Y$  zero. Trim  $V_{OS2}$  for output null ( $V_O=0$ ).
3. Apply zero to both inputs ( $V_X=0$  and  $V_Y=0$ ). Trim  $V_{OS3}$  for output null ( $V_O=0$ ).
4. Adjust scale factor with  $R_0$ . Always adjust the input offsets before setting the scale factor.

In most application, the offset adjustments are used to compensate for the  $R_1$  and  $R_2$  resistor network mismatch as well as the op amp offsets. Thus, the range of offset adjustment is usually chosen to encompass both error terms. For example, the  $V_Y$  feedthrough is:

$$\left\{ \frac{R_0}{R_1} \left( \frac{R_{2d}}{R_{2b}} - \frac{R_{1d}}{R_{1b}} \right) + \frac{R_0}{R_1} \frac{1}{V_R} \left[ V_{OS4} - \left( \frac{R_2}{R_1} + 1 \right) V_{OS1} \right] \right\} V_Y$$

Varying  $V_{OS1}$  over sufficient range can compensate for both offset and resistor mismatch.

### One Quadrant Divider

Division is very easily implemented with the NJM4200 multiplier when the inputs are all positive. The circuit for one-quant division is shown in Figure 4. The inputs  $V_X$ ,  $V_Z$ , and  $V_R$  must be positive and the input currents  $I_1$ ,  $I_2$  and  $I_4$  must be restricted in range. Within the rated range,  $I_1$ ,  $I_2$  will equal  $I_3$ ,  $I_4$  and therefore:

$$\begin{aligned}
 \left( \frac{V_X}{R_1} \right) \times \left( \frac{V_R}{R_2} \right) &= \left( \frac{V_0}{R_0} \right) \times \left( \frac{V_Z}{R_4} \right) \\
 V_0 &= \frac{R_0 R_4}{R_1 R_2} V_R \frac{V_X}{V_Z}
 \end{aligned}$$

The reference input  $V_R$  is generally fixed and the ratio of  $R_0 R_4 / R_1 R_2$  is usually chosen to make  $V_0=10V$  at the maximum value of  $V_X/V_Z$ . For example, if  $V_R=6.2V$  and  $V_X/V_Z$  maximum is one, then choose  $R_0 R_4 / R_1 R_2$  of  $10/6.2$  which is 1.613. The output would then be:

$$V_0 = 10 \frac{V_X}{V_Z}, \text{ where } \frac{V_X}{V_Z} \leq 1$$

As with the four-quadrant multiplier circuit, op amp offsets cross-multiply with the inputs.




Figure 4. One-Quadrant Divider



These offsets should be nulled to obtain best accuracy. The output voltage with offsets considered, but neglecting  $V_{OS}^2$  terms, is given by:

$$V_0 = \underbrace{\frac{R_4 R_0}{R_1 R_2} V_R \frac{V_X}{V_Z}}_{\text{Ideal}} + \underbrace{\frac{R_4 R_0}{R_1 R_2} \left[ \frac{V_R V_X}{V_Z^2} V_{OS4} - \frac{V_X}{V_Z} V_{OS2} - \frac{V_R}{V_Z} V_{OS1} \right]}_{\text{Error Terms}} + V_{OS3}$$

Because the offsets and signals are interactive, the recommended procedure for adjustment is the following:

1. Monitor the offsets at pins (8) and (1) directly and adjust  $V_{OS1}$ ,  $V_{OS2}$  to null them. This removes the  $V_{OS1}$  and  $V_{OS2}$  error terms.
2. Make  $V_X = V_Z$  and sweep over their full dynamic range. The output should be constant; vary the  $V_{OS4}$  ADJ pot for a constant output of  $R_4 R_0 V_R / R_1 R_2$  plus  $V_{OS3}$ .
3. Apply the minimum value of  $V_X / V_Z$  and adjust  $V_{OS3}$  to obtain the proper  $V_0$ .
4. Apply the maximum value of  $V_X / V_Z$  and adjust  $R_0$  for proper  $V_0$ .

The accuracy will be limited only by the nonlinearity, which for the NJM4200 is very small.

### Square-Rooting

The circuit for implementing the square-rooting function is shown in Figure 5. An input voltage  $V_X$  multiplied by a reference voltage  $V_R$  is made equal to the square of the output voltage. The relationship  $I_1 I_2 = I_3 I_4$  becomes:

$$\frac{V_X V_R}{R_1 R_2} = \frac{V_0^2}{R_0 R_4}$$

The input voltage must be positive. Scaling is determined by the external resistor network and reference voltage  $V_R$ . The output voltage is given by:

$$V_0 = \sqrt{\frac{R_0 R_4}{R_1 R_2} V_R V_X}$$

In most applications, the resistors should be comparable in value and  $V_R$  should be in the range of 5V to 15V. A scale factor of 10 is very convenient and provides an output range of 0.3V to 10V for an input range of 10mV to 10V. In equation form:

$$V_0 = \sqrt{10 V_X}, \quad 10\text{mV} < V_X < 10\text{V}$$

The offsets can be externally trimmed as needed. The nonlinear nature of the square-rooting function makes the error due to offsets very small for large inputs and very large at low input levels. With offsets included, the output voltage is:

$$V_0 = \left[ \frac{R_0 R_4}{R_1 R_2} V_R \left( 1 - \frac{V_{OS2}}{V_R} \right) V_X - \frac{R_0 R_4}{R_1 R_2} V_R V_{OS1} + V_0 (V_{OS3} + V_{OS4}) \right]^{1/2}$$




Figure 5. Square-Rooting Circuit



The term  $V_{OS2}/V_R$  affects gain only and is constant, therefore varying  $R_O$  can compensate for the  $V_{OS2}$  error term. The effect of  $V_{OS3}$  and  $V_{OS4}$  is additive and only one of these offsets are advisable to be adjusted. The  $V_{OS1}$  term should be trimmed to zero. The recommended trimming sequence is as follows:

1. Adjust  $V_{OS3}$  to zero directly by monitoring pin(4).
2. Apply minimum value of  $V_X$  and adjust  $V_{OS1}$  for correct  $V_0$ .
3. Apply maximum value of  $V_X$  and adjust  $R_0$  for correct  $V_0$ .

The square-rooting circuit can easily be designed for overall accuracy of  $\pm 0.2\%$  when using the NJM4200 IC multiplier.

## RMS-to-DC Converter


The root-mean-square value of a complex waveform can be computed directly by squaring, integrating, and then square rooting. The NJM4200 is ideally suited to this computation and the entire RMS-to-DC conversion can be implemented with a single device.

A functional diagram is shown in Figure 6. An absolute-value circuit, or precision rectifier, first converts the AC input into a rectified positive voltage. Input currents  $I_1$  and  $I_2$  are made equal and will be  $|V_{IN}|/R_1$ . The remaining input current,  $I_4$ , is made equal to  $V_0/R_0$  plus a derivative term,  $C_0 dV_0/dt$ . Combining these relationships according to  $I_1 I_2 = I_3 I_4$ ,

$$\frac{V_{IN}^2}{R_1^2} = \frac{V_0^2}{R_2^2} + C_1 \frac{dV_0}{dt} \frac{V_0}{R_1}$$

This equation is equivalent to

$$V_0^2 + \frac{R_1 C_1}{2} \frac{d}{dt} (V_0^2) = V_{IN}^2$$



**Figure 6. RMS-to-DC Converter**

The output voltage squared is the exponentially-weighted average of the input-voltage squared. Square-rooting both sides of the equation, and considering the polarity constraints inherent in this implementation, gives the desired results:

$$V_0 = \sqrt{[V_{IN}(t)]^2}$$

This is the true RMS value of  $V_{IN}$  within the frequency range where the averaging time constant  $R_1C_1/2$  is of sufficient magnitude for low-pass filtering. Capacitor  $C_1$  must be large enough in value to adequately average the signal at its minimum frequency.

Various practical considerations limit performance for very small input signals, so this circuit is usually designed for a specific input voltage range. As with the divide and square-root modes of operation, the NJM4200 may require a stabilizing  $R_C C_S$  at the input summing junctions (pins 8, 1, and 5).

The specific component values and external adjustments needed depends on the particular application.

## Design Considerations

### Frequency Response and Stability

The op amps within the NJM4200 multiplier are stabilized for optimum performance in the four-quadrant multiplier configuration. At extremes of input current, the stability becomes marginal and external phase compensation may be required. The possibility of undesired oscillations should be considered for input currents of less than  $50\mu\text{A}$  or greater than  $500\mu\text{A}$ . Dividing and square-rooting operations often require a wide dynamic range on the input currents.

Two techniques are very helpful for assuring frequency stability and minimizing noise under a wide range of conditions:

1. Connect a series  $R_S C_S$  from input summing junction to ground as shown in Figure 7. This network has the effect of attenuating the feedback at high frequencies and thereby stabilizing the op amp. Loop gain at high frequencies is sacrificed, but this is seldom of concern in dividing or square-rooting applications. Recommended values are  $10\text{k}\Omega$  for  $R_S$  and  $0.005\mu\text{F}$  for  $C_S$ .
2. The resistor on the noninverting input can be bypassed as shown in Figure 7. This helps to reduce noise.

The need for these frequency compensating techniques will depend on the application, particularly the input current range and input signal characteristics.




Figure 7. Optional Frequency Stability Components  $R_S, C_S$  and  $C_B$

### Gain Stability

This type of multiplier is very sensitive to temperature gradients across the transistor quad ( $Q_1$  to  $Q_4$  and  $Q_2$  to  $Q_3$ ). The ambient temperature tends to affect offsets, but temperature gradients will cause a gain error. Several steps can be taken to minimize this effect:


1. Keep the multiplier physically remote from power dissipating components.
2. When using printed-circuit boards, make pad sizes and layout pattern as symmetrical as possible.
3. Head sinking or epoxy potting can be used if necessary. This will tend to prevent rapid changes in temperature gradient. Power drain within the multiplier chip itself is relatively low, therefore the gain stability can be very good if the IC is not exposed to temperature gradients.

### Offset Stability

Input offset voltage of the op amps can be easily trimmed if desired. The effects of input bias current drift can be minimized by making the impedance approximately equal on the inverting and noninverting inputs. The equivalent input offset will then depend only on the difference in bias currents rather than the absolute values.

### ■ THERMAL SYMMETRY

The scale factor is sensitive to temperature gradients across the chip in the lateral direction. Where possible, the package should be oriented such that sources generating temperature gradients are located physically on the line of thermal symmetry. This will minimize scale-factor error due to thermal gradients.





---

---

INDEX

INDEX



NJMDAC-08C	7-1	NJM2230	5-59
NJM386	4-2	NJM2232A	6-52
NJM386B	4-11	NJM2233B	5-94
NJM555	7-7	NJM2234	5-101
NJM556	7-12	NJM2235	5-105
NJM567	6-1	NJM2236	6-59
NJM592	5-3	NJM2236A	6-59
NJM1372A	5-9	NJM2237	6-65
NJM1496	6-11	NJM2238	5-90
NJM2035	4-17	NJM2240	5-109
NJM2063A	4-22	NJM2241	6-78
NJM2065A	4-23	NJM2243	5-121
NJM2067	4-25	NJM2244	5-125
NJM2070	4-28	NJM2245	5-129
NJM2072	4-31	NJM2246	5-133
NJM2073	4-36	NJM2247A	5-137
NJM2076	4-47	NJM2247B	5-137
NJM2078	7-16	NJM2248	5-150
NJM2085	4-54	NJM2249	5-153
NJM2096	4-57	NJM2252	5-156
NJM2102	7-24	NJM2255	5-165
NJM2103	7-34	NJM2256	5-169
NJM2105	6-16	NJM2257	5-181
NJM2106	4-62	NJM2258	5-189
NJM2110	4-74	NJM2262	5-195
NJM2113	4-76	NJM2263	5-204
NJM2117	4-79	NJM2264	5-208
NJM2118	4-94	NJM2265	5-212
NJM2128	4-97	NJM2266	5-215
NJM2135	4-100	NJM2267	5-218
NJM2177	4-104	NJM2268	5-227
NJM2177A	4-104	NJM2273	5-237
NJM2203	6-21	NJM2279	5-248
NJM2204A	6-25	NJM2283	5-257
NJM2206	6-30	NJM2284	5-267
NJM2207	5-13	NJM2285	5-278
NJM2208	5-18	NJM2286	5-289
NJM2209	5-24	NJM2292	6-91
NJM2210	5-27	NJM2293	5-299
NJM2211	6-42	NJM2294	6-97
NJM2214	5-34	NJM2405	7-42
NJM2217	5-39	NJM2503	5-302
NJM2218	5-55	NJM2506	5-305
NJM2220	5-59	NJM2508	5-314
NJM2223	5-65	NJM2509	5-323
NJM2224	5-70	NJM2513	5-327
NJM2225	5-76	NJM2520	4-107
NJM2228	5-86	NJM2521	4-109
NJM2229	5-113	NJM2523	5-330

NJM2533 .....	5-333
NJM2234 .....	5-336
NJM2235 .....	5-339
NJM2606 .....	7-45
NJM2606A .....	7-45
NJM2611 .....	7-50
NJM2624 .....	7-59
NJM3357 .....	6-106
NJM3359 .....	6-109
NJM3470 .....	6-113
NJM3470A .....	6-113
NJM4151 .....	7-63
NJM4200 .....	7-72
NJW1102 .....	4-111
NJW1102A .....	4-114
NJU9702 .....	4-117



---

DISCONTINUED PRODUCTS

---

DISCONTINUE  
PRODUCTS



## ■ DISCONTINUED PRODUCTS TABLE

Type No.	FUNCTION
NJM387	Dual Low Noise OP-Amp
NJM2404E	3/4 Wired Remote Controller
NJM2610	Bi-Directional Motor Driver
NJM2066	Dual Head Phone Driver Amplifier
NJM2204B	Log Amplifier
NJM2075A	Dolby B/C Type NR Processor
NJM2175	Dolby Prologic Surround Decoder
NJM2219	RF Modulator
NJM2225A	Video Camera Auto-Iris Function
NJM2259	UHF Band RF Modulator
NJM2270	RF Amplifier
NJM3201	FDD Read/Write Amplifier
NJM2104F	System Reset IC
NJM2620	Motor Driver for VCR
NJM2250	EVF Driver IC
NJM2260	RF Amplifier IC
NJD6505/06	NPN Transistor Array
NJD6511/12/13/14	Ttransistor Array






*New Japan Radio Co., Ltd.*

**HEAD OFFICE**

3-10 Yokohama-cho, Nihonbashi, Chuo-ku, Tokyo 103, Japan  
Phone: 81-3-5642-8288 FAX: 81-3-5642-8229

**U.S. SUBSIDIARY**

**NJR Corporation** 440 East Middlefield Rd., Mountain View, CA 94043, U.S.A.  
Phone: 415-961-3901 FAX: 415-969-1409



B497